Submitted:
09 October 2025
Posted:
09 October 2025
You are already at the latest version
Abstract
Keywords:
1. Introduction
2. Device Structure
3. Development of 2.2 um BSI Charge Domain Global Shutter Pixel
3.1. Optical and Pixel Design




3.2. Process Design
4. Results
5. Conclusions
Author Contributions
Conflicts of Interest
References
- T.Yokoyama, et al., High Performance 2.5um Global Shutter Pixel with New Designed Light-Pipe Structure. In Proceeding of the IEDM 2018, San Francisco, USA, 2018.
- Y. Kumagai, et al., Back-Illuminated 2.74um-Pixel-Pitch Global Shutter CMOS Image Sensor with Charge-Domain Memory Achieving 10k e-saturation Signal. In Proceeding of the IEDM 2018, San Francisco, USA, 2018.
- Wang, X.; Bogaerts, J.; Vanhorebeek, G.; Ruythoren, K.; Ceulemans, B.; Lepage, G.; Willems, P.; Meynants, G. A 2.2M CMOS Image Sensor for High Speed Machine Vision Applications. In Proceedings of the IS&T/SPIE Electronic Imaging, San Jose, CA, USA, 26 January 2010; Volume 7536. [Google Scholar]
- Meynants, G. Global shutter pixels with correlated double sampling for CMOS image sensors. Adv. Opt. Technol. 2013, 2, 177–187. [Google Scholar] [CrossRef]
- Lauxtermann, S.; Lee, A.; Stevens, J.; Joshi, A. Comparison of Global Shutter Pixels for CMOS Image Sensors. In Proceedings of the 2007 International Image Sensor Workshop, Ogunquit, ME, USA, 7–10 June 2007. [Google Scholar]
- M. Tsutsui, et al., Development of Low Noise Memory Node in a 2.8um Global Shutter Pixel with Dual Transfer. In Proceedings of the 2017 International Image Sensor Workshop, Hiroshima, Japan, 2017; pp.28.
- Yokoyama, T.; Tsutsui, M.; Nishi, Y.; Mizuno, I.; Dmitry, V.; Lahav, A. High Performance 2.5 um Global Shutter Pixel with New Designed Light-Pipe Structure. In Proceedings of the 2018 International Electron Devices Meeting, San Francisco, CA, USA, 1–5 December 2018. [Google Scholar]
- Velichko, S.; Hynecek, J.J.; Johnson, R.S.; Lenchenkov, V.; Komori, H.; Lee, H.W.; Chen, F.Y. CMOS Global Shutter Charge Storage Pixels with Improved Performance. IEEE Trans. Electron Devices 2015, 63, 106–112. [Google Scholar] [CrossRef]
- Mabuchi, K.; Nakamura, N.; Funatsu, E.; Abe, T.; Umeda, T.; Hoshino, T.; Suzuki, R.; Sumi, H. CMOS Image Sensor Using a Floating Diffusion Driving Buried Photodiode. In Proceedings of the 2004 International Solid-State Circuits Conference, San Francisco, CA, USA, 15–19 February 2004. [Google Scholar]
- K.Ito et al., A Back Illuminated 10um SPAD Pixel Array Comprising Full Trench Isolation and Cu-Cu Bonding with Over 14% PDE at 940nm In Proceeding of the IEDM 2020, Virtual Session, 2020.











| Process Technology | 65nmCIS BSI |
| Pixel Size | 2.2 μm × 2.2 μm |
| Peak QE (Mono) | 83% |
| 1/PLS (F#9, white light, Mono) | 10380 |
| Angular response (80%) | >15 degrees |
| MTF @Nyquist frequency | >40% |
| Linear Full Well Capacity | 5400 ele |
| Pixel noise @SF out (25 deg.C) | 0.6 ele |
Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content. |
© 2025 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).