Preprint Article Version 2 Preserved in Portico This version is not peer-reviewed

Low-power Multi-bit Delta-Sigma Modulator based on Passive and Attenuationless Summation Scheme

Version 1 : Received: 24 October 2023 / Approved: 25 October 2023 / Online: 26 October 2023 (03:36:13 CEST)
Version 2 : Received: 4 December 2023 / Approved: 4 December 2023 / Online: 5 December 2023 (04:31:48 CET)

How to cite: Wei, R.; Huang, L.; Huang, G.; Wang, R.; Wei, C. Low-power Multi-bit Delta-Sigma Modulator based on Passive and Attenuationless Summation Scheme. Preprints 2023, 2023101636. https://doi.org/10.20944/preprints202310.1636.v2 Wei, R.; Huang, L.; Huang, G.; Wang, R.; Wei, C. Low-power Multi-bit Delta-Sigma Modulator based on Passive and Attenuationless Summation Scheme. Preprints 2023, 2023101636. https://doi.org/10.20944/preprints202310.1636.v2

Abstract

In the field of delta-sigma modulators, reducing system power consumption without sacrificing accuracy has become a challenge. The summing circuit, as the main part of the cascade-of-integrator-in-feedforward delta-sigma modulator, consumes a significant amount of power in active summing. On the other hand, passive summing circuits have low power consumption but can cause attenuation in the summing results. This article proposes a low-power multi-bit delta-sigma modulator based on passive and attenuationless summation scheme. The summation circuit achieves multiplication of the voltage signal carried on the summation capacitor through bidirectional sampling technique, compensating for the inherent attenuation caused by passive summation, thus eliminating the need for active OTA to achieve perfect summation. A 2-order delta-sigma modulator based on 4-bit 1-order passive noise-shaping (NS) SAR quantizer is designed to verify the scheme. By combining a passive NS SAR as the 4-bit quantizer and the third-stage integrator of the system, and incorporating an energy-efficient cascode floating inverter amplifier (FIA) structure as the core active OTA, these elements have significantly enhanced the energy-efficiency of the modulator. Simulation results show that at a supply voltage of 1.2 V and a bandwidth of 20 kHz, the SNDR reaches 102.62 dB, power consumption is only 148.32 μW, and Schreier figure-of-merit (FoM) of SNDR is 183.92 dB.

Keywords

delta-sigma modulator; low power; passive summation; NS SAR; FIA

Subject

Engineering, Electrical and Electronic Engineering

Comments (1)

Comment 1
Received: 5 December 2023
Commenter: Cong Wei
Commenter's Conflict of Interests: Author
Comment: The updated manuscript is entirely consistent with the previous work but includes additional detailed analysis, making the work more concise and understandable.
+ Respond to this comment

We encourage comments and feedback from a broad range of readers. See criteria for comments and our Diversity statement.

Leave a public comment
Send a private comment to the author(s)
* All users must log in before leaving a comment
Views 0
Downloads 0
Comments 1


×
Alerts
Notify me about updates to this article or when a peer-reviewed version is published.
We use cookies on our website to ensure you get the best experience.
Read more about our cookies here.