Fang, L.; Li, B.; Xie, Y.; Chen, H. A Unified Reconfigurable CORDIC Processor for Floating-Point Arithmetic. Preprints2018, 2018060393. https://doi.org/10.20944/preprints201806.0393.v1
APA Style
Fang, L., Li, B., Xie, Y., & Chen, H. (2018). A Unified Reconfigurable CORDIC Processor for Floating-Point Arithmetic. Preprints. https://doi.org/10.20944/preprints201806.0393.v1
Chicago/Turabian Style
Fang, L., Yizhuang Xie and He Chen. 2018 "A Unified Reconfigurable CORDIC Processor for Floating-Point Arithmetic" Preprints. https://doi.org/10.20944/preprints201806.0393.v1
Abstract
This paper presents a unified reconfigurable coordinate rotation digital computer (CORDIC) processor for floating-point arithmetic. It can be configured to operate in multi-mode to achieve a variety of operations and replaces multiple single-mode CORDIC processors. A reconfigurable pipeline-parallel mixed architecture is proposed to adapt different operations, which maximizes the sharing of common hardware circuit and achieves the area-delay-efficiency. Compared with previous unified floating-point CORDIC processors, the consumption of hardware resources is greatly reduced. As a proof of concept, we apply it to 1638416384 points target Synthetic Aperture Radar (SAR) imaging system, which is implemented on Xilinx XC7VX690T FPGA platform. The maximum relative error of each phase function between hardware and software computation and the corresponding SAR imaging result can meet the accuracy index requirements.
Keywords
reconfigurable architecture; CORDIC; Field Programmable Gate Array(FPGA); SAR imaging
Subject
Engineering, Electrical and Electronic Engineering
Copyright:
This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
