Submitted:
09 June 2026
Posted:
11 June 2026
You are already at the latest version
Abstract

Keywords:
1. Introduction: Why Physical AI Needs More Than a Powerful Policy
2. Four Concepts in Simple Engineering Terms
2.1. Latency: The Deadline for One Response
2.2. Throughput: How Many Events can be Handled
2.3. Bandwidth: How Much Information Must Move
2.4. World Models: Helping the Machine Think Ahead
3. Reflex and Policy as Mutually Protective Layers
4. Binary and Multilevel Spintronic Devices Across the Architecture
4.1. Binary Devices for Reflex Functions
4.2. Multilevel Devices for Policy-Side Inference
4.3. Comparison with Existing Real-Time Control Technologies
4.4. Decision-Power Path Isolation
5. Application Examples with Illustrative Quantification
5.1. Robotics
5.2. Automotive Systems
5.3. Energy Harvesting and Storage
6. World Models as Teachers, Not First Responders
7. A Practical Measurement Framework
- Physical-event latency: time from the event at the sensor to the first useful command at the actuator or power switch.
- Reflex throughput and burst capacity: sustained rule evaluations per second and number of simultaneous conditions handled without missed or delayed actions.
- Upward bandwidth reduction: raw data rate before local processing versus compressed event rate after the reflex layer.
- Safety and quality metrics: false positive rate, false negative rate, conflicting-rule behaviour, rollback and operation after policy loss.
- Downward bandwidth: rule-map, threshold and permission update traffic from policy to reflex.
- World-model latency and rollout throughput: time for one prediction cycle and number of candidate futures evaluated per second.
- Energy per useful action: sensing, conversion, memory, communication and decision energy associated with one event, compared with the benefit (energy captured, damage avoided, mission time preserved).
- Comparison baseline: the same physical event handled by a centralized software loop, a conventional CMOS/FPGA reflex and the spintronic crossbar, with all metrics reported side by side.
8. Implications for Research and Development
9. Conclusion
Acknowledgments
Conflicts of Interest
Data Availability
References
- Sitti, M. Physical intelligence as a new paradigm. Extrem. Mech. Lett. 2021, 46, 101340. [Google Scholar] [CrossRef]
- Brooks, R.A. A robust layered control system for a mobile robot. IEEE J. Robot. Autom. 1986, 2, 14–23. [Google Scholar] [CrossRef]
- Botvinick, M. M. Hierarchical models of behavior and prefrontal function. Trends Cogn. Sci. 2008, 12, 201–208. [Google Scholar] [CrossRef] [PubMed]
- Barroso, L. A.; Hölzle, U. The case for energy-proportional computing. Computer 2007, 40, 33–37. [Google Scholar] [CrossRef]
- Horowitz, M. Computing's energy problem (and what we can do about it). In IEEE International Solid-State Circuits Conference Digest; 2014; pp. 10–14. [Google Scholar] [CrossRef]
- Sze, V.; Chen, Y.-H.; Yang, T.-J.; Emer, J. S. Efficient processing of deep neural networks: A tutorial and survey. Proc. IEEE 2017, 105, 2295–2329. [Google Scholar] [CrossRef]
- Mead, C. Neuromorphic electronic systems. Proc. IEEE 1990, 78, 1629–1636. [Google Scholar] [CrossRef]
- Roy, K.; Jaiswal, A.; Panda, P. Towards spike-based machine intelligence with neuromorphic computing. Nature 2019, 575, 607–617. [Google Scholar] [CrossRef] [PubMed]
- Yao, M.; et al. Spike-based dynamic computing with asynchronous sensing–computing neuromorphic chip. Nat. Commun. 2024, 15, 4464. [Google Scholar] [CrossRef] [PubMed]
- Ha, D.; Schmidhuber, J. World models. arXiv 2018. [Google Scholar] [CrossRef]
- Hafner, D.; Pasukonis, J.; Ba, J.; Lillicrap, T. Mastering diverse domains through world models. arXiv 2023. [Google Scholar] [CrossRef]
- Zitkovich, B.; et al. RT-2: Vision-language-action models transfer web knowledge to robotic control. In Proceedings of the 7th Conference on Robot Learning, PMLR, 2023; 229, pp. 2165–2183. Available online: https://proceedings.mlr.press/v229/zitkovich23a.html.
- Google DeepMind. Genie 3: A new frontier for world models (2025). Available online: https://deepmind.google/blog/genie-3-a-new-frontier-for-world-models/.
- Google DeepMind. Gemini Robotics 1.5 brings AI agents into the physical world (2025). Available online: https://deepmind.google/blog/gemini-robotics-15-brings-ai-agents-into-the-physical-world/.
- NVIDIA. Cosmos: World foundation models for Physical AI. Available online: https://www.nvidia.com/en-us/ai/cosmos/ (accessed on 7 June 2026).
- Momeni, A.; et al. Training of physical neural networks. Nature 2025, 645, 53–61. [Google Scholar] [CrossRef] [PubMed]
- Wright, L. G.; et al. Deep physical neural networks trained with backpropagation. Nature 2022, 601, 549–555. [Google Scholar] [CrossRef] [PubMed]
- Pinarbasi, M.; Kent, A. D. Perspectives on spintronics technology development: Giant magnetoresistance to spin-transfer-torque MRAM. APL Mater. 2022, 10, 020901. [Google Scholar] [CrossRef]
- Worledge, D. C.; Hu, G. Spin-transfer torque magnetoresistive random access memory technology status and future directions. Nat. Rev. Electr. Eng. 2024, 1, 730–747. [Google Scholar] [CrossRef]
- Goodwill, J. M.; et al. Implementation of a binary neural network on a passive array of magnetic tunnel junctions. Phys. Rev. Appl. 2022, 18, 014039. [Google Scholar] [CrossRef]
- Gupte, K. K.; et al. Scalable and robust multi-bit spintronic synapses for analog in-memory computing. npj Unconv. Comput. 2026, 3, 8. [Google Scholar] [CrossRef]
- Nguyen, V. D.; et al. Recent progress in spin-orbit torque magnetic random-access memory. npj Spintron. 2024, 2, 48. [Google Scholar] [CrossRef]
- Gokmen, T.; Vlasov, Y. Acceleration of deep neural network training with resistive cross-point devices: Design considerations. Front. Neurosci. 2016, 10, 333. [Google Scholar] [CrossRef] [PubMed]
- Everspin Technologies. EMxxLXB xSPI STT-MRAM datasheet, version 1.6 (2025). Available online: https://www.everspin.com/sites/default/files/EMxxLXB%20Datasheet%20v1.6_0.pdf.
- GlobalFoundries. Embedded Memory: MRAM integrated in 22FDX technology and volume production. Available online: https://gf.com/technologies/embedded-memory/ (accessed on 7 June 2026).
- Samsung Foundry. Specialty Technology: embedded MRAM. Available online: https://semiconductor.samsung.com/foundry/process-technology/specialty-technology/ (accessed on 7 June 2026).
| Concept | Simple Meaning | Indicative Quantitative Envelope | Design Implication |
|---|---|---|---|
| Latency | End-to-end delay from physical event to first useful action | Reflex target: 0.1 µs–1 ms; deterministic digital control: 10 µs–10 ms; policy/world-model action: 10 ms–seconds | Measure the complete sensor-to-actuator path, not processor time alone. |
| Throughput | Useful events, decisions or predicted futures processed per second | A 64×64 crossbar exposes 4,096 programmed input-output relationships in one array read; world models may operate at video-rate or slower | Low single-event latency does not guarantee adequate burst capacity. |
| Bandwidth | Data capacity or actual data moved per second | Example: 32 ch × 16 bit × 10 kHz = 5.12 Mbit/s raw; 100 events/s × 64 bit = 6.4 kbit/s compressed | Local event compression can reduce upstream traffic by orders of magnitude. |
| World model | Predictive internal representation of state transitions and action consequences | Genie 3 generates interactive environments at 20–24 fps at 720p [13]; uncompressed 24-bit RGB at this rate would require ~531 Mbit/s of raw pixel data — model-internal inference traffic differs and is architecture-dependent | Prediction quality must be weighed against inference latency, data movement and energy. The raw pixel figure is an upper-bound illustration, not an inference cost. |
| Attribute | Binary Spintronic Device | Multilevel Spintronic Device | Architectural Consequence |
|---|---|---|---|
| Stored states | 2 stable states (1 bit) | Representative research: 4 levels (2 bits/cell); 2–4 bits explored in simulation [21] | Use the minimum precision that the decision requires. |
| Primary role | Permission maps, interlocks, event routing, wake/inhibit rules | Weighted sums, neural inference, sensor fusion, optimization | Binary aligns with reflex; multilevel aligns with policy acceleration. |
| Readout | Comparator or sense amplifier; one-bit decision | Comparator bank and encoder or multi-bit ADC | Readout often dominates multilevel latency and energy. |
| Parallelism example | 64×64 array stores 4,096 binary relationships evaluated in one array read | Same array stores richer weights but needs more precise aggregation | Parallel array operation does not eliminate peripheral bottlenecks. |
| Demonstrated applications | Fast shadow bypass in PV systems; battery cell balancing — proof-of-concept demonstrated | Multilevel spintronic synapses remain research-stage [21,22] | Device maturity and reflex-module maturity must be assessed separately for each application domain. |
| Maturity | Binary MRAM/eMRAM commercially available in memory roles [18,19,24,25,26]; reflex crossbar demonstrated in PV and battery domains | Multilevel spintronic synapses remain research-stage [21,22] | System-level demonstration distinguishes reflex crossbar from generic MRAM. |
| Validation metric | False trip rate, missed event rate, retention, safe default | Inference accuracy, drift, variability, ADC energy | System-level evaluation should include latency, bandwidth and fail-safe behavior. |
| Illustrative Context | Centralized Raw Stream Assumption | Compressed Reflex-Event Path | Reduction | Indicative Timing Separation |
|---|---|---|---|---|
| Robot with 30 joints | 30 joints × 4 channels × 16 bit × 1 kHz = 1.92 Mbit/s | 100 significant events/s × 64 bit = 6.4 kbit/s | 300× | Reflex: 0.1–1 ms; policy: 10–100 ms |
| Automotive traction inverter | 6 current/voltage channels × 16 bit × 100 kHz = 9.6 Mbit/s | 100 protection events/s × 64 bit = 6.4 kbit/s | 1,500× | Reflex: 1–20 µs; policy: 10 ms–1 s |
| PV system with 16 substrings (demonstrated) | 16 × 3 channels × 12 bit × 1 kHz = 576 kbit/s | 20 local events/s × 64 bit = 1.28 kbit/s | 450× | Reflex: 10 µs–10 ms; MPPT/policy: 0.1–10 s |
| Battery balancing (demonstrated) | N cells × 3 channels × 12 bit × 1 kHz per cell (scales with pack size) | Cell-level balance events at sparse rate × 64 bit per event | 100–500× | Reflex: 1 µs–1 ms; BMS policy: 0.1–10 s |
| Harvesting IoT node with 6-axis IMU | 6 axes × 16 bit × 1 kHz = 96 kbit/s | 2 qualified events/s × 64 bit = 128 bit/s | 750× | Reflex: 10 µs–10 ms; policy/cloud: 0.1 s–min |
Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content. |
© 2026 by the author. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license.