Submitted:
14 May 2025
Posted:
15 May 2025
You are already at the latest version
Abstract
Keywords:
1. Introduction
2. Literature Review
2.1. Side-Channel Attacks
2.2. Countermeasures Against SCAs
2.3. ELMO
3. Method of Generating Dummy Power Trace Data
3.1. Simulation Environment Setup
3.2. Assembly Instruction Extraction
3.3. Converting Assembly Instructions to Power Trace Data
4. Experimental Results
4.1. Data Generation & Preprocessing
4.2. Model Training & Experimental Setup
4.3. Performance Evaluation & Comparison
5. Conclusions
Author Contributions
Funding
Institutional Review Board Statement
Informed Consent Statement
Data Availability Statement
Conflicts of Interest
References
- Nguyen, D. H.; Seo, A.; Nnamdi, N. P.; Son, Y. False Alarm Reduction Method for Weakness Static Analysis Using BERT Model. Appl. Sci. 2023, 13, 3502. [Google Scholar] [CrossRef]
- El Jaouhari, S.; Bouvet, E. Secure firmware Over-The-Air updates for IoT: Survey, challenges, and discussions. Internet of Things 2022, 18, 100508. [Google Scholar] [CrossRef]
- Park, J.; Tyagi, A. Using Power Clues to Hack IoT Devices: The power side channel provides for instruction-level disassembly. IEEE Consum. Electron. Mag. 2017, 6, 92–102. [Google Scholar] [CrossRef]
- Papp, D.; Ma, Z.; Buttyan, L. Embedded systems security: Threats, vulnerabilities, and attack taxonomy. In 2015 13th Annual Conference on Privacy, Security and Trust (PST), Izmir, Turkey, 3 September 2015; pp. 145–152. [CrossRef]
- Kolias, C.; Kambourakis, G.; Stavrou, A.; Voas, J. DDoS in the IoT: Mirai and Other Botnets. Computer 2017, 50, 80–84. [Google Scholar] [CrossRef]
- Park, J.; Xu, X.; Jin, Y.; Forte, D.; Tehranipoor, M. Power-based Side-Channel Instruction-level Disassembler. In 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC), San Francisco, CA, USA, 20 September 2018. [CrossRef]
- Alabdulwahab, S.; Kim, Y.-T.; Seo, A.; Son, Y. Generating Synthetic Dataset for ML-Based IDS Using CTGAN and Feature Selection to Protect Smart IoT Environments. Appl. Sci. 2023, 13, 10951. [Google Scholar] [CrossRef]
- Kocher, P.; Jaffe, J.; Jun, B. Differential Power Analysis. In Proceedings of the 19th Annual International Cryptology Conference (CRYPTO 1999), Santa Barbara, CA, USA, 15–19 August 1999; pp. 388–397. [Google Scholar] [CrossRef]
- Li, L.; Ou, Y. A deep learning-based side channel attack model for different block ciphers. J. Comput. Sci. 2023, 72, 102078. [Google Scholar] [CrossRef]
- Shan, W.; Fu, X.; Xu, Z. A Secure Reconfigurable Crypto IC With Countermeasures Against SPA, DPA, and EMA. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 2015, 34, 1201–1205. [Google Scholar] [CrossRef]
- Weissbart, L.; Picek, S.; Batina, L. One Trace Is All It Takes: Machine Learning-Based Side-Channel Attack on EdDSA. In Proceedings of the 9th International Conference on Security, Privacy, and Applied Cryptography Engineering (SPACE 2019), Gandhinagar, India, 3-7 December 2019; pp. 86–105. [Google Scholar] [CrossRef]
- Alabdulwahab, S.; Cheong, M.; Seo, A.; Kim, Y.-T.; Son, Y. Enhancing deep learning-based side-channel analysis using feature engineering in a fully simulated IoT system. Expert Syst. Appl. 2025, 266, 126079. [Google Scholar] [CrossRef]
- Mangard, S.; Oswald, E.; Popp, T. Power Analysis Attacks: Revealing the Secrets of Smart Cards; Springer: New York, NY, USA, 2007; ISBN 978-0-387-30857-9. [Google Scholar]
- Seo, A.; Kim, Y.-T.; Yang, J. S.; Lee, Y.; Son, Y. Software Weakness Detection in Solidity Smart Contracts Using Control and Data Flow Analysis: A Novel Approach with Graph Neural Networks. Electronics 2024, 13, 3162. [Google Scholar] [CrossRef]
- Vaish, N.; Khosla, C. Uniform debugging interface for simulators. In Proceedings of the Third International Conference on Advanced Informatics for Computing Research (ICAICR 2019), Shimla, India, 15-16 June 2019. [Google Scholar] [CrossRef]
- Brier, E.; Clavier, C.; Olivier, F. Correlation power analysis with a leakage model. In Proceedings of the 6th International Workshop on Cryptographic Hardware and Embedded Systems (CHES 2004), Cambridge, MA, USA, 11–13 August 2004; pp. 16–29. [Google Scholar] [CrossRef]
- Jeong, J.; Kim, D.; Ihm, S.-Y.; Lee, Y.; Son, Y. Multilateral Personal Portfolio Authentication System Based on Hyperledger Fabric. ACM Trans. Internet Technol. 2021, 21, 1–17. [Google Scholar] [CrossRef]
- Díaz, E.; Mateos, R.; Bueno, E. J.; Nieto, R. Enabling Parallelized-QEMU for Hardware/Software Co-Simulation Virtual Platforms. Electronics 2021, 10, 759. [Google Scholar] [CrossRef]
- Kim, D.; Ihm, S.-Y.; Son, Y. Two-Level Blockchain System for Digital Crime Evidence Management. Sensors 2021, 21, 3051. [Google Scholar] [CrossRef] [PubMed]
- McCann, D.; Oswald, E.; Whitnall, C. Towards Practical Tools for Side Channel Aware Software Engineering: ‘Grey Box’ Modelling for Instruction Leakages. In Proceedings of the 26th USENIX Conference on Security Symposium, Vancouver, Canada, 16-18 August 2017; pp. 199–216. [Google Scholar]
- Su, N.; Zhang, Y.; Li, M. Research on Data Encryption Standard Based on AES Algorithm in Internet of Things Environment. In 2019 IEEE 3rd Information Technology, Networking, Electronic and Automation Control Conference (ITNEC), Chengdu, China, 15-17 March 2019; pp. 2071–2075. [CrossRef]










| Response Method | Method Description |
|---|---|
| Hiding Methods | Generating random numbers and providing independence between intermediate values in actual computation to prevent leakage. |
| Blinding Methods | Obscures input and output values through transformation functions. |
| Masking Methods | Randomizes key and message data to prevent correlation with actual values. |
| Hybrid Methods | Combines multiple countermeasures such as noise injection and randomized execution to improve resilience. |
| Response Method | Method Description |
|---|---|
| ALU Operations | add, and, cmp, eor, mov, orr, sub |
| Shifts Operations | lsl, lsr, ror |
| Stores Operations | str, strb, strh |
| Loads Operations | ldr, ldrb, ldrh |
| Multiply Operations | mul |
| Memory address | Instruction Type | Operand Values |
|---|---|---|
| 0x08000100 | LDR r4, [pc, #16] | r4 = 0x2b7e151 |
| 0x08000104 | LDR r5, [pc, #20] | r5 = 0x28aed2a |
| 0x08000108 | LDR r6, [pc, #24] | r6 = 0xabf7158 |
| 0x0800010C | LDR r7, [pc, #28] | r7 = 0x09cf4f3c |
| 0x08000110 | EOR r0, r0, r4 | r0 ^= 0x2b7e1516 |
| 0x08000114 | EOR r1, r1, r5 | r1 ^= 0x28aed2a6 |
| 0x08000118 | EOR r2, r2, r6 | r2 ^= 0xabf71588 |
| 0x0800011C | EOR r3, r3, r7 | r3 ^= 0x09cf4f3c |
| Algorithm | Original Instruction | Dummy Instruction | Total Entries |
|---|---|---|---|
| DES | 399,561 | 399,558 | 799,119 |
| Hash | 9,870 | 9,869 | 19,739 |
| RSA | 6,850 | 6,847 | 13,697 |
| Total | 416,281 | 416,274 | 832,555 |
| Model Type | Dummy Traces | Accuracy (%) | Precision (%) | Recall (%) | F1-score (%) | AUC (%) |
|---|---|---|---|---|---|---|
| RNN | With | 97.50 | 99.01 | 95.97 | 97.46 | 99.68 |
| Bi-RNN | With | 97.38 | 98.77 | 95.96 | 97.34 | 99.65 |
| MLP | With | 97.81 | 99.71 | 95.90 | 97.77 | 99.76 |
| RNN | Without | 52.46 | 75.26 | 7.51 | 13.66 | 44.05 |
| Bi-RNN | Without | 48.15 | 32.11 | 3.20 | 5.83 | 44.05 |
| MLP | Without | 48.89 | 39.54 | 3.94 | 7.18 | 46.79 |
Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content. |
© 2025 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/).