

Article

Not peer-reviewed version

Comparison of Anodic and Au-Au Thermocompression Si-Wafer Bonding Methods for High-pressure Microcooling Devices

[Sylwester Bargiel](#)*, [Julien Cogan](#), [Samuel Queste](#), Stefania Oliveri, Ludovic Gauthier-Manuel, Marina Raschetti, [Olivier Leroy](#), Stéphan Beurthey, [Mathieu Perrin-Terrin](#)*

Posted Date: 20 April 2023

doi: 10.20944/preprints202304.0624.v1

Keywords: bonding technology; anodic bonding; thermo-compression bonding; microcooling; microfluidic device; burst pressure test



Preprints.org is a free multidiscipline platform providing preprint service that is dedicated to making early versions of research outputs permanently available and citable. Preprints posted at Preprints.org appear in Web of Science, Crossref, Google Scholar, Scilit, Europe PMC.

Copyright: This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Article

Comparison of Anodic and Au-Au Thermocompression Si-Wafer Bonding Methods for High-Pressure Microcooling Devices

Sylwester Bargiel ^{1,*}, Julien Cogan ², Samuel Queste ¹, Stefania Oliveri ¹, Ludovic Gauthier-Manuel ¹, Marina Raschetti ¹, Olivier Leroy ², Stéphan Beurthey ² and Mathieu Perrin-Terrin ^{2,*}

¹ Université de Franche-Comté, CNRS, institut FEMTO-ST, F-25000 Besançon, France; sylwester.bargiel@femto-st.fr (S.B.); samuel.queste@femto-st.fr (S.Q.); stefania.oliveri@femto-st.fr (S.O.); ludovic.gauthier-manuel@femto-st.fr (L.G-M); marina.raschetti@femto-st.fr (M.R.)

² Aix Marseille Univ, CNRS/IN2P3, CPPM, Marseille, France; cogan@cppm.in2p3.fr (J.C.); oleroy@cppm.in2p3.fr (O.L.); beurthey@cppm.in2p3.fr (S.Be.); mathieu.perrin-terrin@cppm.in2p3.fr (M.P.-T.)

* Correspondence: sylwester.bargiel@femto-st.fr; mathieu.perrin-terrin@cppm.in2p3.fr

Abstract: Silicon-based microchannel technology offers unmatched performances for cooling high energy physics silicon-pixels detectors. Although Si-Si direct bonding, used for the fabrication of cooling plates, meets the stringent requirements of this application, in particular high-pressure resistance (~200 bar), it is reported to be a challenging and expensive process. In this work, we have evaluated two alternative bonding methods towards a more cost-effective fabrication process: Si-Glass-Si anodic bonding (AB) with a thin-film glass and Au-Au thermocompression (TC). The bonding strength of the two methods were evaluated with destructive pressure burst tests (0 - 690 bar) on test structures, each made of a 1×2 cm² silicon die etched with a tank and an inlet channel and sealed with a plain silicon die using AB or TC bonding. The pressure resistance of the structures was measured to be higher for the TC sealed samples (max. 690 bar) than for the AB ones (max. 530 bar) but less reproducible. The failure analysis indicates that the AB structure resistance is limited by the adhesion force of the deposited layers. Nevertheless, both the TC and AB methods provided sufficient bond quality to hold the high pressure required for the high energy physics pixel detectors cooling application.

Keywords: bonding technology; anodic bonding; thermo-compression bonding; microcooling; microfluidic device; burst pressure test

1. Introduction

The development of highly integrated microelectronic devices requires ever more efficient thermal management solutions. Efficient cooling systems are also very important to reduce the environmental impact of high-power density electronics cooling [1]. Microfluidic heat sinks have proven to be an excellent solution to meet this challenge [2]. Indeed, the high surface-to-volume ratio in microfluidic channels allows to achieve a very large thermal contact between the refrigerant and the heat exchanger. The cooling efficiency is further improved by the small thickness of the channel walls, which reduces the thermal resistance between the heat source and the refrigerant. Since this technology was first introduced in the 1980s [3], numerous developments and optimizations were made [4]. One of the most notable ones was the implementation of flow boiling in microchannels [5], which allowed to reach even higher cooling power by using the refrigerant latent heat and to ensure a uniform temperature across the system.

Since these seminal works, the microchannel cooling technology has found numerous applications in electronic systems featuring very demanding requirements. This article focuses on the application of this technology to the cooling of silicon pixel detectors used in particle physics

experiments. A schematic diagram representing the typical layout of these detectors is presented in **Figure 1**. A silicon sensor, typically 100-300 μm thick, is connected to pixelated read-out electronic chips of about the same thickness. The resulting hybrid module has a typical size of a few cm^2 and is glued onto a plate of matching size serving both as heat sink and mechanical support.




Figure 1. Schematic diagram showing the typical layout of a silicon pixel detector used to detect the crossing of an impinging particle.

Although the power dissipation in these detectors remains moderate (1-3 W/cm^2), the mechanical requirements on such systems are very stringent:

- The sensor being operated at low temperature (typically -10 to -30°C) to mitigate the radiation damage, the coefficient of thermal expansion (CTE) of the cooling system must match that of the sensor;
- As matter perturbs the trajectory of the impinging particles, the cooling plate should be made of a light material and remain as thin as possible ($\ll 1\text{ mm}$), while keeping the mechanical stability good enough to hold the detector;
- When a boiling flow is used as a refrigerant, the cooling plate should be able to withstand a very high pressure (up to several hundred bars).

To fulfil these requirements, the particle physics community has developed silicon microchannels cooling plates. As of today, such devices have been implemented in two detectors, the NA62 GigaTracKer [6] and the upgraded LHCb-VELO [7]. Their specifications are reported in **Table 1**. The pressure requirements for the LHCb-VELO upgraded detector have become particularly demanding with the use of bi-phase CO_2 as a refrigerant. Although the cooling system is at ~ 14 bar during normal operation at -30°C , at room temperature (20°C) the pressure reaches ~ 57 bar. For safety reasons, the entire system has been validated at 186 bar to prevent damages in case of sudden loss of cooling. Moreover, the future high-energy physics applications will face higher radiation dose and will probably need to operate at even lower temperature. Alternative refrigerants are envisaged such as bi-phase krypton [8], which reaches ~ 100 bar at room temperature. For both the NA62 and LHCb detectors, the cooling plates were fabricated on 8-inch etched silicon-on-insulator (SOI) wafers, bonded together using either hydrophilic or hydrophobic direct bonding (DB) [6,7]. This fabrication process was reported to be challenging and expensive [7]. The most critical steps were found to be the bonding of large and deeply etched SOI wafers and the soldering of the connectors. Despite these difficulties, the Si microchannel cooling offers unmatched performances that make it essential to build the detectors required for the next generation of particle physics experiments.

Table 1. Specification of the cooling system of the two particle physics detectors implementing Si microchannels cooling [6,7].

| Detector name | Dimensions (cm^2) | Total Plate Thickness (μm) | Refrigerant Type | Operating Pressure (bar) | Operating Temp. ($^\circ\text{C}$) |
|---------------------|---------------------------------|---|----------------------------------|-----------------------------|---|
| NA62 GigaTracKer | 7×8 | 210 | Liquid C_6F_{14} | 3 | $[-10;20]$ |

| | | | | | |
|-----------------------|---------------|-----|--------------------------|-------|----------|
| Upgraded LHCb-VELO | 11.37 × 11.65 | 500 | Bi-phase CO ₂ | 14-57 | [-30;20] |
|-----------------------|---------------|-----|--------------------------|-------|----------|

This work aims at improving the fabrication process of the microchannel cooling plates in terms of complexity and costs. As an alternative to Si-Si direct bonding (DB), we propose two wafer bonding techniques:

- Si-Glass-Si anodic bonding (AB) with a thin-film intermediate borosilicate glass;
- Au-Au thermocompression (TC) bonding.

These two techniques are widespread and have, in principle, less stringent requirements in terms of surface quality and process control, which may translate into higher production yields of the cooling plates. A further reduction of the fabrication cost is expected by using standard Si wafers instead of SOI wafers as well as by decreasing the bonding temperature, which may typically reach 400-700°C for hydrophobic or 800-1100° for hydrophilic Si-Si DB [9]. Although intermediate layers are involved (glass for AB and gold for TC), they are chemically stable and compatible with the refrigerant fluids in the microchannel. Furthermore, the small thickness of these intermediate layers makes the material added to the silicon substrate negligible.

Anodic bonding with thin-film sodium-borosilicate glass, introduced in 1972 for pressure sensors [10], has proven to be an interesting bonding method for microsystem technology. It offers similar bonding performance as standard AB with bulk glass (typ. 0.5 - 1 mm thick) but with much higher compactness. Due to the small thickness of the deposited glass (typ. 2 - 10 μm), AB of Si-Glass-Si can be performed at significantly lower bonding voltage (typ. 50-200 V) and temperature (300-350°C), introducing lower stress into the bonded system. Nevertheless, the deposition process of glass must be optimized to ensure its appropriate composition, thermal and dielectric properties (high electrical breakdown voltage) as well as acceptable surface roughness and residual stress. Si-Glass-Si anodic bonding with 2 μm Pyrex 7740 glass (Corning), sputtered on 0.3 μm SiO₂, was investigated by Hanneborg et al. for sensor applications, demonstrating strong bond at 400°C and 200 V, applied during 10 min [11]. When compared to sputtering, the e-beam evaporation method, especially plasma-assisted, allows to deposit glass layers with lower surface roughness (nm range) and lower residual stress, providing also the compatibility with lift-off process [12]. Sassen et al. fabricated a hermetically sealed Si-Glass-Si resonator, bonded at 450-500°C and 100 V, using an e-beam evaporated 1.5 μm layer (Ra~5 nm) of Schott #8329 glass [13]. Conti et al. demonstrated a Si-Glass-Si microfluidic flow control valve, bonded at 350°C and 200 V with plasma-assisted evaporated 10 μm Schott Borofloat33 (BF33) glass layer, allowing infusion of viscous fluids at high operating pressure up to 20 bar [14].

TC bonding is considered as a versatile, low cost, and industrially attractive method that can be achieved with a wide variety of thin-film metal layers and using different deposition methods, mainly magnetron sputtering, e-beam evaporation and electrodeposition. Among various TC systems, bonding with gold (Au-Au) is the most popular solution due to easy plastic deformation of gold and its high chemical stability (oxidation resistant), leading to less demanding process requirements. Since Au creates a eutectic system with Si at ≥ 363°C, the gold TC bonding on Si substrates is typically carried out at a lower temperature (250-350°C) and may involve additional barrier layers (NiCr, TiW, Pt) to prevent the thermodiffusion of gold. Tsau et al. achieved a strong bond between e-beam evaporated Ti/Au (100/800 nm) layers, applying 0.5 MPa pressure for 10 min at 300°C [15]. Goorsky et al. reported that hermetic Au-Au bonds can be realized at 200°C under 3 MPa pressure during 15 min, using sputter deposited TiW/Au (400/1200 nm) films with intermediate values of initial surface roughness (3-5 nm) [16]. Hermetic Au-Au bonding for wafer-level MEMS packaging was also reported by Charlot et al. [17]. TC process was carried out at 420°C and 5.7 MPa using electroplated 3000 nm Au on evaporated TiW (50 nm) diffusion barrier and Ti/Au (50/500 nm) seed layers.

In this work, we report a comparison of the pressure resistance of microfluidic test structures, fabricated by AB and TC bonding methods. The main goal is to verify the compatibility of these bonding methods with microcooling applications where a very high-pressure resistance (≥ 200 bar)

is required. The bonding was performed on 4-inch Si wafers, using evaporated BF33 glass (AB) and sputtered Ti/Au (TC) as intermediate layers. This TC metal configuration was selected to be simple and easily accessible. The two tested bonding methods are found to offer sufficient bond quality to hold the high pressure required for the particle physics detectors application. In addition, these bonding techniques can potentially also be used to bond connectors to the cooling plates.

2. Materials and Methods

The bonding strength was evaluated indirectly as in [7], performing a destructive pressure burst test. The maximum internal pressure reached in a microfluidic test structure was measured before breakage. The chips fabrication starts with the etching of a series of structures on a silicon 4-inch diameter wafer. The etched wafer is then bonded to a second silicon wafer in order to close the microfluidic structures. Finally, the wafer is diced into chips, containing each a single structure, which is then pressure burst tested. The implemented chip fabrication processes and the pressure test setup are described in this section.

2.1. Design of test structures

The microfluidic test structure ($20 \times 10 \text{ mm}^2$) consists of a top flat cover part bonded to a micromachined channel part, using an intermediate bonding layer (glass or gold depending of the bonding method), as shown in **Figure 2**. The channel part contains a single rectangular tank that is fed by an inlet hole (0.8 mm diameter) through a narrow straight channel (50 μm wide). The tank and the channel are 5 mm long and 70 μm deep. Both the channel and the cover parts are 525 μm thick, such that the minimal wall thickness of the tank is $\sim 455 \mu\text{m}$. At the wafer level, 28 test structures were designed with seven different types of structures with variable tank widths ($w=0.2/0.35/0.5/0.75/1.0/1.25/1.5 \text{ mm}$), as presented in **Figure 2**. The total bonding surface is 76.6 cm^2 .




Figure 2. Design of the test structures: a) top view of the channel part; b) side view of an individual chip after bonding; c) wafer-level design of the channel structures with tank widths (in mm) chip naming convention (top-right quarter is mirrored along X and Y axes).

2.2. Fabrication and characterization of test wafers

2.2.1. Cover wafer for AB

The cover wafer used for the AB process is a 4-inch diameter 525 μm thick silicon wafer (p-type) with a $\text{SiO}_2/\text{BF33}$ glass layer deposited on one side. The 4 μm thick BF33 layer was deposited by plasma-assisted evaporation method on a Si wafer coated with 1 μm SiO_2 . The coated wafer was purchased as such from MSG Lithoglas GmbH (Dresden, Germany) and was characterized in terms

of 3D surface profile (ZYGO Verifire GPI XP interferometer) and glass surface roughness (Bruker Dektak XTA profilometer). The glass layer uniformity was measured with an optical reflectometer (F50-EXR, Filmetrix Inc, US) in the wavelength range of 380-1700 nm. The wafer curvature was also measured as a function of temperature with a thin-film stress measurement system (FSM500TC) to verify if the initial residual stress of the deposited thin-films could be released by annealing before or during bonding process. The temperature was changed in two steps: heating from 20°C to 400°C (5°C/min) and cooling phase from 400°C to 20°C (natural) while measuring the wafer profile evolution.

2.2.2. Cover wafer for TC bonding

The cover part is a double side polished (DSP) 525 μm thick, 4-inch and n-type (100) wafer with a total thickness variation (TTV) less than 1 μm . This low TTV is chosen to fulfil the more stringent requirements of TC bonding when compared to anodic bonding. The cover wafer was selected among a few candidates so that its 3D surface profile matches the channel one.

2.2.3. Channel wafers

The channel wafers were prepared on 525 μm thick, 4-inch and n-type (100), DSP silicon substrates with resistivity of 1-10 $\Omega\cdot\text{cm}$ and TTV < 3 μm . Two successive DRIE etching processes were performed using a SPTS Rapier system, as shown in **Figure 3a**. For the first etching of channels (DRIE1), a 1.2 μm thick layer of Si1813 photoresist (PR) was spin-coated on the wafer front side with a Suss Microtec ACS200 coater and photolithographically patterned using an EVG601 aligner. The channels were then etched to a depth of (70 ± 2.5) μm . For the second etching of inlet holes (DRIE2), a 0.6 μm thick aluminium layer was first magnetron sputtered (Plassys MP700) on the already etched wafer front side in order to create an etch stop layer. Next, a 6 μm thick AZ10XT photoresist (Microchemicals) was spin-coated and patterned on the wafer back side, followed by the DRIE etching through the wafer until exposing the Al etch stop (**Figure 3b**). The average etch rate was 10 $\mu\text{m}/\text{min}$ and the Si etch selectivity over PR 150:1. After the DRIE etching, the photoresist mask was stripped in acetone and the wafer underwent a O_2 plasma cleaning using a Tepla Gigabatch 360. As a last step, the aluminium layer was removed in a commercial Al etch solution at 40°C. The channel depth as well as the depth uniformity across the wafer were measured using a DEKTAK profilometer and SEM inspection. The homogeneity of the etching depth (target 70 μm) was (70.3 ± 0.2) μm . The obtained channel structure is presented in **Figure 3c, d**.




Figure 3. Fabrication of the test structure: a) simplified flow-chart; b) SEM image of the inlet hole etching (DRIE 2) with the exposed Al stop layer; c) SEM image of inlet hole and channel after Al removing; d) Si channel part after wafer dicing.

2.3. Bonding procedure

2.3.1. Wafer preparation

Before bonding, the wafers were cleaned in acetone and ethanol to remove dust and basic organic contaminants. The cover wafers (both for AB and TC) were wet cleaned in a Piranha solution ($\text{H}_2\text{O}_2:\text{H}_2\text{SO}_4$, 1:2) and rinsed in deionised (DI) water. Due to the deep structuration of the channel wafers and the potential problems when rinsing away the viscous Piranha solution in DI water, they were dry cleaned by O_2 plasma in the Tepla GIGABatch360M microwave reactor (parameters 300 W, pressure 0.8 mbar, O_2 flow 50 sccm). The cleaned wafer pairs were either used directly for AB or underwent the Ti/Au thin-film deposition procedure for TC bonding.

2.3.2. Bonding equipment

All bonding processes were performed in an AWB04 bonder (AML Ltd, United Kingdom), which allows the integration into a standard bonding recipe of several in-situ operations, such as optical alignments, surface O_2 plasma treatments or DI water vapour injections. In the AB configuration, graphite and tungsten platens were installed as upper (cathode) and lower (anode) platens, respectively. A specific wafer side-clamping on the upper platen allowed to avoid any contact between the bonding surfaces and the bonder parts (flags, jigs, etc.). The wafer alignment was made either at room temperature (TC) or at bonding temperature (AB).

2.3.3. Anodic bonding process

In order to achieve a stable bonding without electrical breakdown in the very thin glass layer, a voltage in the range of 30-60 V and a temperature around 300°C are in principle sufficient [12]. Nevertheless, in this work the voltage value has been increased to 180 V due to the thickness of the oxide layer (1 μm) in the bonding stack.

The process started by a surface activation using a radical activation system (RAD) with O_2 plasma. It was carried out in the vacuum chamber of the bonder in the configuration presented in **Figure 4a**. The activation was performed over 10 min with RAD voltage and current set to 600 V and 100 mA, respectively. The activated surface was then treated in-situ by DI water vapours to complete the hydrophilization procedure. To relax the residual stress, the cover wafer underwent a short annealing in vacuum at 400°C during 20 min, while keeping the channel wafer at 150°C. Once the temperature of the two wafers was stabilized at the desired bonding temperature (350°C), they were aligned and contacted with a bonding force of 500 N. The AB process was carried out by applying the DC voltage progressively up to 180 V keeping the bonding current limited to 4 mA, as shown in **Figure 4b**. This method ensured the uniformity of the bonding current, reducing the stress level in the bonded stack. The bonding process was carried out for 15 min. The total transferred charge was measured around 750 mC.




Figure 4. Anodic bonding: a) Schematic of the bonding setup; b) Voltage and current measured during the bonding process.

2.3.4. Au-Au thermocompression bonding

The adhesion (Ti) and bonding (Au) layers were deposited immediately after the channel and cover wafers had been cleaned. The deposition was done by magnetron sputtering in an automatic MP700 machine (Plassys, France). The process started with the evacuation of the chamber to a background pressure of 10^{-5} Pa. The distance between the planar cathodes and the substrate was then set to 10 mm and the surfaces were prepared for the subsequent thin-film depositions with an Ar reactive plasma. Finally, the layers were deposited at a working pressure of 0.9 Pa: the 20 nm thick adhesion layer with a target current of 1 A first, followed by the 350 nm thick Au bonding layer with a target current of 0.3 A. A thickness non-uniformity of $\pm 11\%$ was obtained with a tensile stress of 110 MPa. The average roughness (R_a) of Au surface was 1.09 nm.

After the Ti and Au depositions, the wafers pair was installed in the bonder and the chamber was evacuated to 7.0×10^{-5} mbar. After alignment, a pre-bonding step was performed at room temperature under a piston force of 40 kN (5.22 MPa) during 5 min. Next, the wafers temperature was ramped up while keeping a small controlled force of 200 N, followed by a final bonding step at a temperature of 320°C and under a force of 40 kN during 20 min. The bonded stack was held under pressure during controlled cooling down to 150°C. The registered temperature and force characteristics of the bonding process are shown in **Figure 5**.




Figure 5. Thermocompression Au-Au bonding: a) schematic of the bonding setup; b) measured temperature of the upper (red) and lower (black) platens and applied force (green) during the bonding process.

2.4. Acoustic Imaging analysis

Scanning acoustic microscopy (SAM) in transmission mode was used to visualize possible defects at the Au-Au bonding interface in the wafers stack as well as in the individual test structures (after dicing). The employed home-made SAM system was equipped with two focalized acoustic transducers (Sonaxis, France) integrated on an X-Y-Z translation stage and with an emitter/receiver controller (Sofranel, France). The transducers have an active diameter of 19 mm, a focal length of 30 mm and operate at a central frequency of 15 MHz, providing an imaging resolution close to 200 μm (-6 dB). **Figure 6** shows the water reservoir with the test sample clamped in the Teflon holder. In the calibration procedure, the attenuation was adjusted such that the highest impedance signal on the sample corresponded to 70% of the full scale. As a result, the area with the highest acoustic transmission in the tested sample (best bonding quality) is represented by red/orange in SAM images, whereas bonding defects (voids) or air-filled channels larger than 200 μm are clearly visible as green/blue areas.




Figure 6. Scanning Acoustic Microscopy (SAM) measurements of Au-Au bonded wafers: a) home-made SAM system, zoom on water tank with emitter/receiver and sample holder; b) zoom on the sample holder, c) typical SAM image of well bonded test structure.

2.5. Wafer dicing

A dicing process of the bonded wafer stacks was performed by use of automatic high precision dicing saw DAD321 from DISCO (Japan), operating with standard 100 μm wide dicing blade.

2.6. Pressure resistance test bench

A dedicated test bench was set up to measure the pressure resistance of the bonded test structures (**Figure 7**). It consists of a hydraulic hand pump (Wika CPP700-H), which generates a pressure up to 700 bar through a handle or a fine adjustment vernier. The pump is filled with DI water and instrumented with a pressure sensor (Gems/3100). The sensor delivers a 4–20 mA analog signal proportional to pressures up to 700 bar, which is converted to a voltage in the range 0–5 V through a resistor. This analog signal is digitized with a 12-bit ADC (Microchip MCP3208, Chandler, AZ, United States) and converted to a 3.3 V level using a 4-channel level converter (Adafruit BSS138, New York City, NY, United States). The resulting signal is read-out on the SPI bus of a micro-computer with digital I/O capabilities (Raspberry Pi3 model B, Cambridge, United Kingdom). The measurements are recorded at a rate of ~ 3 Hz using a custom Python-based data acquisition software. A manufactured-in-house jig allows to connect the outlet of the pump and the inlet of the test structure. The sealing is ensured by an O-ring of 2 mm inner diameter and 1.6 mm cross-section embedded in a groove of 7 mm external diameter.




Figure 7. Schematic of the high-pressure bench for destructive measurement of pressure resistance of test structures.

The test bench was used to perform destructive stress tests on the bonded chips. The pressure inside the microstructure was raised until the failure of the chip, identified as a sudden pressure drop, or until the maximum attainable pressure was reached (690 bar). The pressure characteristic, recorded during a typical measurement, is shown for illustration in **Figure 8**. The precision on the maximum pressure measurement has been estimated to be around ± 20 bar.




Figure 8. Typical rise of pressure inside a chip recorded with the high-pressure bench.

2.7. Analysis after high-pressure destructive test

Broken samples with exposed bonding interface were investigated under optical microscope (Leica DM8000) to identify, when possible, the failure mode. Surface profile measurements were performed using mechanical profilometer after sample wet cleaning (Acetone/Ethanol/Piranha). The SAM imaging was also performed on samples that preserved their integrity after the burst pressure test.

3. Results

3.1. Anodic bonding results

3.1.1. Thin-film BF33 glass characterization

The cover wafer was characterized to verify its compatibility with the anodic bonding process in terms of roughness of deposited glass and overall wafer geometry. According to the general guidelines for the AB process, preferred surface roughness is around $R_a = 1$ nm, while the maximum permissible roughness should not exceed $R_a = 10$ nm (or peak-to-valley P-V = 100 nm). In addition, the critical bow/warp of standard 500 μm thick 4-inch wafers is in the order of 40 μm .

The roughness measurement revealed a very smooth BF33 glass surface with some relatively high-amplitude local defects. The roughness measured in three different places on the wafer was in the range of $R_a = 0.44$ -1.74 nm whereas the maximal total height of measured profiles was $R_t = 62$ nm. The uniformity of the deposited layer was very good (2.5-2.8 %). The wafer profile analysis showed a significant initial bow of P-V = -48.8 μm at room temperature, indicating the presence of residual stress in the $\text{SiO}_2/\text{BF33}$ layers. However, the annealing process, performed in the cycle of $20^\circ\text{C} > 400^\circ\text{C} > 20^\circ\text{C}$, allowed an almost full relaxation of the stress in the cover wafer and a significant reduction of the wafer bow to P-V = -1.2 μm (**Figure 9**). After the thermal treatment, the cover wafer fulfilled the AB requirements.




Figure 9. Characterization of the Si cover wafer with SiO₂/BF₃₃ intermediate layers for bonding: a) wafer bow measurement showing the stress relaxation during annealing; b) thickness uniformity of BF₃₃ layer; c) and d) 3D and 2D wafer profiles after annealing, respectively.

3.1.2. Bonding process

No electric breakdown was observed during the process, indicating the good film quality. The bonded wafer pair is shown in **Figure 10a**. IR inspection of the bonded pair showed a uniform bonding interface without voids. The bonded stack had a wavy surface profile with a small value of P-V = 7.2 μm (**Figure 10b**). The stack was diced into individual test samples with 100 % yield, demonstrating that the overall bonding was strong enough to withstand the force exerted by the dicing blade. Individual samples underwent the high-pressure test procedure.




Figure 10. Characterization of the anodically bonded wafer stack: a) photo of the bonded wafer stack (channel side, visible inlet holes), b) 3D profile showing the wavy surface.

3.1.3. Pressure resistance tests

The obtained failure pressures as a function of the tank width are reported in **Figure 11**. In general, the AB samples demonstrated high resistance to hydraulic pressure, reaching up to 100-530 bar before breaking depending on the tank width. As the moment of the force induced by the pressure on the edge of the tank increases with the tank width, the smaller the tank width, the higher the failure pressure. All chips with a tank width smaller than 750 μm, representing about 40% of the full sample, sustained pressures higher than 250 bar. A good reproducibility of the failure pressure was also observed (four samples were measured for each tank width) with a maximum dispersion (rms) of 10% of the mean.




Figure 11. Failure pressure of the AB test samples as a function of the tank width (the points have been slightly shifted horizontally around the true tank width value to avoid overlapping). Two categories of failure are distinguished: failures where a large piece is detached, showing clear unsealing over a large area (brown), or failures where only a thin crack on the surface or no defect at all are observed (khaki).

3.1.3. Post-pressure test analysis

Two kinds of chip failure were observed: either the water leaked from the bonding interface, as illustrated in **Figure 12**, or a large piece of either the cover or the channel part was detached. The occurrence of these failure types is given in **Table 2** for each tank width. Leaks at the interface were mostly observed for large tank widths while pieces were detached at small tank widths, hence at higher pressures.




Figure 12. Stop-motion pictures showing the DI water leaking from bonding interface of the tested chip (one image every 1/20 s). Several leaking sources are observed simultaneously.

Table 2. Number of chips with failure type identified as a detached piece or with a leak at the interface.

| Tank Width (μm) | 200 | 350 | 500 | 750 | 1000 | 1250 | 1500 |
|-------------------|-----|-----|-----|-----|------|------|------|
| Detached piece | 4 | 2 | 2 | 1 | - | 1 | - |
| Leak at interface | - | 2 | 2 | 3 | 4 | 3 | 4 |

1st failure type: detached piece

The detached piece always extends over the full chip width while preserving the chip integrity in the area around the O-ring sealing the inlet. A typical example of such a failure is presented in **Figure 13a**. The exposed inner parts exhibit the tank surrounded by a symmetrical round shaped impact zone (IZ), indicating that the bonding interface generally got opened at a critical failure pressure. A more detailed analysis of the IZ, based on optical microscope observations and mechanical profilometer measurements, is presented in **Figure 13b** where seven areas (Z1-Z7) are identified. Considering the IZ on the detached cover part from the centre to the periphery, we observe the unaffected part facing the tank (Z4), a local delamination of the glass in zones Z3 and Z5 exposing the pink-coloured SiO₂ layer, and finally a flat breakage in the core of the glass layer (Z2, Z6). The IZ is surrounded by a flat grey area (Z1, Z7) identified as silicon. Taking this area as a reference, profile

measurements shows that the central part Z4 represents, as expected, the full initial thickness of SiO₂/BF33 layers (4.73 μ m) whereas the Z3 area corresponds to the thickness of the SiO₂ only (1.05 μ m). This indicates that the BF33 layer located directly at the tank edge was detached from the SiO₂ layer. Outside the IZ, the whole double layer of SiO₂/BF33 was transferred onto the Si channel part indicating the delamination of the Si/SiO₂ interface. The reconstructed profile is shown in **Figure 13c**.




Figure 13. Analysis of a broken AB sample (C2, w=1.25 mm) after high pressure test: a) general view; b) impact zone (IZ) both on cover and channel parts; c) profile of the IZ on cover.

A qualitative analysis of the IZ using the Energy Dispersive Spectrometry (EDS) in the restricted area indicated in **Figure 13b** confirmed the over-mentioned material identification. **Figure 14** presents the map of three elements (O, Na, Si) found in this zone (the dominant element is shown in each pixel). The BF33 glass can be identified in the Z4 and Z6 zones by the simultaneous presence of the Si and O elements coming from the SiO₂ component (81% of the glass composition), and the Na element from Na₂O (4 %). Similarly, the SiO₂ layer in the Z3 zone is confirmed by the exclusive presence of the Si and O elements whereas the silicon surface in Z7 is identified by the predominant presence of the Si element in all measured cases.




Figure 14. EDS analysis of the broken bonding interface of C2 sample: a) zoom on the EDS area inside the IZ (optical microscope); b) map of Na and Si elements; c) map of O, Na and Si elements.

2nd failure type: leak at interface

The chips where the water leakage was observed at the bonding interface show either a thin crack extending over the full chip width or no apparent defect at all. A typical example of a chip without apparent defect is shown in **Figure 15a**. The SAM analysis of a chip failing at lower pressure (<100 bar) revealed that the unsealing occurred on half of its surface around the tank (green area) while still preserving the chip integrity in the area around the inlet due to the clamp ensuring the

tight fluidic connection (**Figure 15b**). Another example in **Figure 15c** shows a failure at much higher pressure (408 bar) resulting in an almost complete disconnection of the bonded structure.




Figure 15. SAM images of AB chips having leaked at the bonding interface: a) non-broken chip after high pressure test; b) SAM image of chip C3 ($w = 1 \text{ mm}$) which failed at a relatively low pressure (79 bar); c) SAM image of chip D6 ($w = 0.35 \text{ mm}$) having failed at high pressure (408 bar).

Hence, we conclude that the maximum pressure which can be sustained by the AB chips is limited by the adhesion forces of the deposited BF33/SiO₂ layers rather than by the much stronger anodic bonding at the BF33/Si interface.

3.2. Thermocompression bonding results

3.2.1. Bonding process

The bonded wafer stack as well as its SAM imaging are shown in **Figure 16**. Except for two voids without significance, located at the border, a uniform acoustic transmission was observed over the whole bonding interface. A flat surface profile was also measured with a small height of P-V = 6.4 μm .




Figure 16. TC bonding results: a) picture of the bonded wafer stack (channel side); b) 3D surface profile (channel side), c) SAM imaging of the wafer stack (the bottom part is hidden by the Teflon holder).

3.2.2. Pressure resistance tests

The failure pressures of the chips bonded with the TC process are reported in **Figure 17**. The bonding toughness is, on average, very good as more than 80% of the chips sustained a pressure higher than 250 bar, including those with the largest tank widths. In particular, five chips reached the maximum attainable pressure of 690 bar without breakage. Nevertheless, a significant dispersion of the obtained failure pressures is observed, with some failures appearing at unexpected low pressures.




Figure 17. Maximal pressure reached by the chips bonded by TC as a function of the tank width (the points have been slightly shifted horizontally around the true tank width value to avoid overlapping). Four categories are distinguished: chips reaching the indicated pressure without breaking (light blue), chips showing clear sign of breakage in the silicon only (dark blue), chips showing evidence for unsealing (red), chips for which no diagnostic was possible (light grey).

Visual inspection clearly showed that in most cases the breakages occur in the silicon, either in the channel or cover side, with no sign of unsealing, leading to the ripping out of the Si parts at high failure pressures. Two examples of large tank-width chips with failure pressures higher than 300 bar are shown in **Figure 18**. At such high pressures, the simultaneous action of bending and shear stresses exceeds the critical stress that Si material can withstand [18].




Figure 18. Micrographs of broken samples showing clear breakage of the silicon on top of the tank: a) Failure pressure: 316 bar (C2, w = 1.25 mm); b) Failure pressure: 293 bar (C1, w = 1.5 mm).

However, there are a few outliers that failed at relatively low pressures. As illustrated in **Figure 19**, one of them is showing clear signs of unbonding, revealing the Au layer surrounding the tank and, presumably, a local defect at the tank edge, while others only present cracks on their surface and have failure types harder to interpret.




Figure 19. Micrographs of chips that failed at an unexpectedly low pressure. The tank width is 750 μm in both cases: a) chip showing a clear sign of unbonding (B4, failed at 93 bar); b) chip with an ambiguous failure type as the broken part is not fully detached (C4, failure pressure of 130 bar).

SAM analyses have been performed on chips showing such a crack (**Figure 20a, b**) or surviving the high-pressure test without breaking (**Figure 20c, d**). The SAM images of the chips presenting a crack reveal that the chips were damaged around the tank. Those of the unbroken chips show that their integrity is preserved on the full surface. Hence, we conclude that the maximum pressure which can be sustained by a TC chip may be limited by the silicon strength itself if a sufficient bonding quality is ensured in terms of local defects concentration.




Figure 20. SAM images of TC bonded chips after high pressure test: a) chip C3 ($w = 1 \text{ mm}$) with a crack and having leaked at relatively low pressure (54 bar); b) chip C4 ($w = 0.75 \text{ mm}$) with a crack and having failed at 130 bar; c) non-broken chip D6 ($w = 0.35 \text{ mm}$); d) non-broken chip D7 ($w = 0.2 \text{ mm}$).

4. Discussion

The obtained results show several advantages of the Si-Glass-Si AB, including a good pressure resistance (tested samples with $w \leq 500 \mu\text{m}$ sustained at least 250 bar) and a very good reproducibility of the failure pressures. Moreover, the AB process generates little stress in the bonded wafer stack. However, even if AB may be performed with standard bonding equipment, the access to this technique is limited. The plasma-assisted evaporation of a BF33 layer is not a common method in cleanroom facilities.

The TC bonding can also be considered as a very appealing technique as it is widespread and available in most cleanroom facilities. The maximal pressure values reached by the TC samples generally surpass these of the AB ones, the limitation in the TC case being generally set by the Si strength. As the TC is also a simpler process in terms of substrate preparation and process control than the AB, it appears to be a more promising technology. However, the reproducibility of the results is not as good as for the AB. Two components account for this variability. On one hand, the presence of a few outliers breaking at unexpectedly low pressures, and, on the other hand, the intrinsic dispersion due to the breaking mechanism in Si. In contrast, the delamination of the deposited layers in the AB samples seems to occur at a critical pressure value, leading to a lower dispersion of the failure pressures. The TC outliers, such as the one shown in **Figure 19a**, are probably due to local

defects on the bonding interface such as a hard particle or other local variations affecting the bonding quality. From this perspective, further optimizations of the presented TC process are necessary. Several optimization actions can be undertaken including the reduction of the particle contamination, the improvement of the metal thickness uniformity (currently $\pm 11\%$) and the improvement of the bonding pressure uniformity. Moreover, the bonding strength may be affected by the thermal interdiffusion between the deposited metal layers and Si substrate at 320°C, which could be avoided by use of an additional diffusion barrier layer.

A comparison of the maximum failure pressures reached with the AB and TC methods reported in this work and the ones obtained with DB in [7] is presented in **Table 3**. Although the Si thickness is smaller in the DB case, making direct comparison with this work difficult, this comparison suggests that the TC bonding could be as good as the DB. Indeed, the maximum failure pressure is limited by the Si strength in both cases.

Table 3. Comparison of the maximum failure pressures reached in various conditions.

| Bonding type | Tank width | Min. Si thickness | Max. failure pressure | Failure type | Ref. |
|--------------|--------------------|-------------------|-----------------------|--------------|-----------|
| DB | 200 μm | 140 μm | >450 bar | No failure | [7] |
| AB | 200 μm | 430 μm | 530 bar | Interface | This work |
| TC | 200 μm | 430 μm | >690 bar | No failure | This work |
| DB | 500 μm | 140 μm | 280 bar | Si breakage | [7] |
| AB | 500 μm | 430 μm | 330 bar | Interface | This work |
| TC | 500 μm | 430 μm | >690 bar | No failure | This work |
| DB | 1250 μm | 140 μm | 80 bar | Si breakage | [7] |
| AB | 1250 μm | 430 μm | 125 bar | Interface | This work |
| TC | 1250 μm | 430 μm | 430 bar | Si breakage | This work |

5. Conclusions

This work aimed at reducing the complexity and costs of the fabrication process of microfluidic Si cooling devices operated at high pressures in particle physics experiments. Two bonding methods were investigated and successfully tested on 4-inch wafers. The anodic bonding of a structured Si wafer to a Si wafer coated with an evaporated 3.7 μm BF33 glass thin-film was made under conditions of standard bonding temperature (350°C) and low voltage (180 V). The Au-Au thermocompression bonding with sputter deposited Ti/Au layers (20 nm/350 nm) was carried out at a temperature of 320°C and at a bonding pressure of 5.22 MPa. The results of these pressure resistance experiments are encouraging since high hydraulic pressures were achieved for both types of bonding, reaching 530 bar for AB and even 690 bar for TC samples. From this perspective, both the TC and AB methods provide sufficient bond quality for the microcooling applications in high energy physics, including the most demanding ones based on bi-phase krypton. Nevertheless, the TC bonding seems to be a more promising technology in terms of industrialization (i.e. lower cost, faster process) but additional optimizations are required to achieve repeatable results.

Author Contributions: Conceptualization, S.B., S.Be., J.C., M.P.-T.; Methodology, S.B. (bonding, characterization), S.Be., J.C., M.P.-T. (pressure tests), S.Q. (dry etching), M.R. (EDS analysis), L.G.-M. (dicing), S.O. (thin-film deposition); Software, J.C. (pressure test); Formal analysis, S.B., J.C., M.P.-T.; Investigation, S.B., S.Be., J.C., M.P.-T., S.Q.; Resources, S.Be., O.L.; Data curation, S.B., S.Be., J.C., M.P.-T., S.Q.; Writing—original draft preparation, S.B., J.C., M. P.-T., S.Q.; Writing—review and editing, S.B., S.Be., J.C., L.G.-M., O.L., S.O., M.P.-T., S.Q., M.R.; Visualization, S.B., J.C.; Supervision, S. Be., J.C.; Project administration, S.Q. (as external project coordinator); Funding acquisition, O.L.; All authors have read and agreed to the published version of the manuscript.

Funding: This work was partially supported by the FEDER NEXT WATCH project, by the French RENATECH network and its FEMTO-ST technological facilities, and by the R&T Micro-Canaux project of CNRS/IN2P3.

Data Availability Statement: The data presented in this study are available on request from the corresponding author.

Acknowledgments: The authors are grateful to Jérôme Noël and Alessandro Mapelli for sharing their experience during the conceptualisation and preparation of this work, and for the very helpful discussions.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Van Erp, R.; Soleimanzadeh, R.; Nela, L.; Kampitsis, G.; Matioli, E. Co-Designing Electronics with Microfluidics for More Sustainable Cooling. *Nature* **2020**, *585*, 211–216, doi:10.1038/s41586-020-2666-1.
2. Lee, D.-Y.; Vafai, K. Comparative Analysis of Jet Impingement and Microchannel Cooling for High Heat Flux Applications. *International Journal of Heat and Mass Transfer* **1999**, *42*, 1555–1568, doi:10.1016/S0017-9310(98)00265-8.
3. Tuckerman, D.B.; Pease, R.F.W. High-Performance Heat Sinking for VLSI. *IEEE Electron Device Letters* **1981**, *2*, 126–129, doi:10.1109/EDL.1981.25367.
4. Kandlikar, S.G. History, Advances, and Challenges in Liquid Flow and Flow Boiling Heat Transfer in Microchannels: A Critical Review. In Proceedings of the 2010 14th International Heat Transfer Conference. 2010 14th International Heat Transfer Conference, Volume 8. Washington, DC, USA. August 8–13, 2010, doi:10.1115/IHTC14-23353.
5. Moriyama, K.; Inoue, A.; Ohira, H. The Thermohydraulic Characteristics of Two-Phase Flow in Extremely Narrow Channels: The Frictional Pressure Drop and Void Fraction of Adiabatic Two-Component Two-Phase Flow. *Heat Transfer - Japanese Research; (United States)* **1993**, *21*:8, doi:10.1299/kikaib.58.401.
6. Rinella, G.A.; Feito, D.A.; Arcidiacono, R.; Biino, C.; Bonacini, S.; Ceccucci, A.; Chiozzi, S.; Gil, E.C.; Ramusino, A.C.; Danielsson, H.; et al. The NA62 GigaTracKer: A Low Mass High Intensity Beam 4D Tracker with 65 Ps Time Resolution on Tracks. *J. Inst.* **2019**, *14*, P07010–P07010, doi:10.1088/1748-0221/14/07/P07010.
7. De Aguiar Francisco, O.A.; Byczynski, W.; Akiba, K.; Bertella, C.; Bitadze, A.; Brock, M.; Bulat, B.; Button, G.; Buytaert, J.; De Capua, S.; et al. Microchannel Cooling for the LHCb VELO Upgrade I. *Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment* **2022**, *1039*, 166874, doi:10.1016/j.nima.2022.166874.
8. ECFA Detector R&D Roadmap Process Group *The 2021 ECFA Detector Research and Development Roadmap*; Ed.; CERN: Geneva, 2020; doi:10.17181/CERN.XDPL.W2EX
9. Gösele, U.; Bluhm, Y.; Kästner, G.; Kopperschmidt, P.; Kräuter, G.; Scholz, R.; Schumacher, A.; Senz, St.; Tong, Q.-Y.; Huang, L.-J.; et al. Fundamental Issues in Wafer Bonding. *Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films* **1999**, *17*, 1145–1152, doi:10.1116/1.581788.
10. Brooks, A.D.; Donovan, R.P.; Hardesty, C.A. Low-Temperature Electrostatic Silicon-to-Silicon Seals Using Sputtered Borosilicate Glass. *J. Electrochem. Soc.* **1972**, *119*, 545, doi:10.1149/1.2404250.
11. Hanneborg, A.; Nese, M.; Ohlckers, P. Silicon-to-Silicon Anodic Bonding with a Borosilicate Glass Layer. *J. Micromech. Microeng.* **1991**, *1*, 139, doi:10.1088/0960-1317/1/3/002.
12. Leib, J.; Hansen, U.; Maus, S.; Feindt, H.; Hauck, K.; Zoschke, K.; Toepper, M. Anodic Bonding at Low Voltage Using Microstructured Borosilicate Glass Thin-Films. In Proceedings of the 3rd Electronics System Integration Technology Conference ESTC; IEEE: Berlin, Germany, September 2010, doi:10.1109/ESTC.2010.5642923.
13. Sassen, S.; Kupke, W.; Bauer, K. Anodic Bonding of Evaporated Glass Structured with Lift-off Technology for Hermetical Sealing. *Sensors and Actuators A: Physical* **2000**, *83*, 150–155, doi:10.1016/S0924-4247(00)00300-9.
14. Conti, L.; Dumont-Fillon, D.; Lintel, H. van; Chappel, E. Silicon-To-Silicon Anodic Bonding via Intermediate Borosilicate Layer for Passive Flow Control Valves. *International Journal of Mechanical, Industrial and Aerospace Sciences* **2018**, *11.0*, doi:10.5281/zenodo.1317106.
15. Tsau, C.H.; Schmidt, M.A.; Spearing, S.M. Characterization of Low Temperature, Wafer-Level Gold-Gold Thermocompression Bonds. *MRS Proc.* **1999**, *605*, 171, doi:10.1557/PROC-605-171.
16. Goorsky, M.S.; Schjølberg-Henriksen, K.; Beekley, B.; Bai, T.; Mani, K.; Ambhore, P.; Bajwa, A.; Malik, N.; Iyer, S.S. Characterization of Interfacial Morphology of Low Temperature, Low Pressure Au–Au Thermocompression Bonding. *Jpn. J. Appl. Phys.* **2018**, *57*, 02BC03, doi:10.7567/JJAP.57.02BC03.

17. Charlot, S.; Pons, P.; Dilhan, M.; Vallet, I.; Brida, S. Hermetic Cavities Using Gold Wafer Level Thermocompression Bonding. In Proceedings of Eurosensors 2017, Paris, France, 3–6 September 2017, doi:10.3390/proceedings1040607
18. Blom, M.T.; Tas, N.R.; Pandraud, G.; Chmela, E.; Gardeniers, J.G.E.; Tijssen, R.; Elwenspoek, M.; van den Berg, A. Failure Mechanisms of Pressurized Microchannels: Model and Experiments. *Journal of Microelectromechanical Systems* **2001**, *10*, 158–164, doi:10.1109/84.911105.

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.