

Article

Not peer-reviewed version

Neural Network Technology for Cryptographic Protection of Data Transmission at UAV

<u>Ivan Tsmots</u>, <u>Vasyl Teslyuk</u>, <u>Andrzej Łukaszewicz</u>, Yurii Lukashchuk, <u>Iryna Kazymyra</u>, <u>Andriy Holovatyy</u>, <u>Yurii Opotyak</u>

Posted Date: 12 April 2023

doi: 10.20944/preprints202304.0252.v1

Keywords: neural network technology; cryptographic protection; UAV; UAS, onboard system; encryption; decryption; tabular-algorithmic method; scalar product; real time



Preprints.org is a free multidiscipline platform providing preprint service that is dedicated to making early versions of research outputs permanently available and citable. Preprints posted at Preprints.org appear in Web of Science, Crossref, Google Scholar, Scilit, Europe PMC.

Copyright: This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Disclaimer/Publisher's Note: The statements, opinions, and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions, or products referred to in the content.

Article

Neural Network Technology for Cryptographic Protection of Data Transmission at UAV

Ivan Tsmots ¹, Vasyl Teslyuk ^{1,*}, Andrzej Łukaszewicz ^{2,*}, Yurii Lukashchuk ¹, Iryna Kazymyra ¹, Andriy Holovatyy ³ and Yurii Opotyak ¹

- ¹ Department of Automated Control Systems, Lviv Polytechnic National University, 79013 Lviv, Ukraine; ivan.h.tsmots@lpnu.ua (I.T.); vasyl.m.teslyuk@lpnu.ua (V.T.); urijlukas@gmail.com (Y.L.); iryna.y.kazymyra@lpnu.ua (I.K.); yurii.v.opotiak@lpnu.ua (Y.O.)
- Department of Machine Design and Exploitation, Faculty of Mechanical Engineering, Bialystok University of Technology, Bialystok, Poland; a.lukaszewicz@pb.edu.pl_(A.L.)
- Department of Computer-Aided Design Systems, Lviv Polytechnic National University, 79013 Lviv, Ukraine; andrii.i.holovatyi@lpnu.ua (A.H.)
- * Correspondence: vasyl.m.teslyuk@lpnu.ua(V.T.); a.lukaszewicz@pb.edu.pl(A.L.)

Abstract: The neural network technology for real-time cryptographic data protection with symmetric keys (masking codes, neural network architecture and weights matrix) for unmanned aerial vehicles (UAV) onboard communication systems has been developed. It provides hardware and software implementation with high technical and operational characteristics. The development of neural network technology for real-time cryptographic data protection was performed using an integrated approach based on theoretical foundations of neural network cryptographic data protection, new algorithms and structures of neural network data encryption and decryption, modern element base with the possibility of programming for the structure, and computer-aided design (CAD) of hardware and software tools. The development and implementation of the on-board system of neural network cryptographic data protection in real-time are based on the following principles: variable composition of equipment; modularity; conveyorization and spatial parallelism; specialization and adaptation of hardware and software to data encryption and decryption. The tabularalgorithmic method of calculating the scalar product has been improved, it provides fast calculation of the scalar product of input data for both fixed and floating-point by bringing to the largest common order of weights and forming tables of macro-partial products for them. Components of neural network cryptographic data encryption and decryption have been developed on the processor core supplemented by specialized scalar product calculation modules. The specialized hardware for neural network cryptographic data encryption was developed using VHDL for equipment programming in the Quartus II development environment ver. 13.1 and the appropriate libraries, and implemented on the basis of the FPGA EP3C16F484C6 Cyclone III family.

Keywords: neural network technology; cryptographic protection; UAV; UAS; onboard system; encryption; decryption; tabular-algorithmic method; scalar product; real time

1. Introduction

A key problem is to guarantee cryptographic security of data transmission in the management of UAV [1,2], intelligent robots [3], microsatellites [4] and various mobile transport systems [5]. Due to the security vulnerabilities of UAVs, and illegal and malicious attacks against UAVs, especially against communication data and UAV control, solutions to prevent such attacks are needed, and one of them is to encrypt UAV's communication data [6–8]. Due to limited battery capacity, Unmanned Aerial Vehicles (UAVs) must use energy-efficient data processing [9]. Solving this problem requires the development of neural network technology [10–12] for cryptographic data protection, which is focused on use in UAV onboard communication systems. When developing onboard cryptographic data protection systems, it is necessary to provide real-time mode, increase cryptographic resistance, and noise immunity and reduce power consumption, weight, size and cost [13–23]. One of the ways to meet such requirements is to use an auto-associative neural network of direct propagation, which

is trained on the basis of the principal components analysis. A specific feature of such neural networks is the facility to pre-calculate weights and to apply the tabular-algorithmic method for the implementation of neuro-like elements using the basis of elementary arithmetic operations. For neural network cryptographic encryption and decryption of data, it is proposed to use symmetric keys, which include masking codes, neural network architecture and a matrix of weights [24,25].

Through the extensive use of a modern component base and the development of new VLSI methods, algorithms and structures, high technical and operational rates of on-board cryptographic data protection systems are achieved. Onboard systems for neural network cryptographic protection of data must have variable hardware for rapid changes in neural network architecture. The use of modern element base (microcontrollers, programmable logic integrated circuits FPGA) in the development of onboard and embedded systems makes it possible to reduce their weight, size and power consumption [26,27], and in the development of onboard systems of neural network cryptographic data protection provides a quick change of encryption and decryption keys.

Neural network cryptographic encryption and decryption of data in real-time is achieved through the application of parallel encryption and decryption of data, hardware implementation of neuro-like elements based on a multi-operand approach and macro-partial products tables.

Therefore, an urgent problem is to develop neural network technology for cryptographic data protection, focused on implementing in on-board systems with high technical and operational characteristics. The objective of the work is to develop the onboard neural network technology for real-time cryptographic data protection. In order to achieve this goal, the following tasks have to be solved:

- development of neural network technology for cryptographic data protection;
- development of the structure of the system of neural network cryptographic protection and realtime data transmission;
- development of components of onboard systems of neural network cryptographic encryptiondecryption of data;
- implementation of the specialized hardware components of neural network cryptographic data encryption on FPGA.

This article is structured as follows. In the introduction, we have considered the problem relevancy and the main objectives of this research. Section 2 contains a brief review of the related works (the research context). The structure of neural network technology for cryptographic data protection is described in Section 3 and the main stages of neural network data encryption/decryption are considered here as well. Section 4 presents the structure of the system for neural network cryptographic data protection and transmission (stationery and UAV onboard parts) developed using an integrated approach. The components of the onboard system for neural network cryptographic data encryption and decryption are proposed in Section 5, the diagrams for the specialized hardware are given.

2. Related Works

The study of the main trends in the area of UAV onboard systems development for real-time cryptographic data protection shows that neural network methods are increasingly used for performing data encryption and decryption in such systems [28–32]. These publications show that the implementation of neural network methods of cryptographic data protection is performed generally by software. The critical drawback of software implementation of neural network cryptographic data protection is the difficulty of providing real-time mode and the constraints imposed on on-board systems in terms of weight, size, power consumption and cost.

The possibilities of adapting the auto-associative neural network with non-iterative learning to the tasks of cryptographic data protection are considered in [28–32]. The peculiarity of the functioning of such a neural network is the possibility of preliminary calculation of weights as a result of its training based on the principal components analysis (PCA). This method uses a system of eigenvectors that correspond to the eigenvalues of the covariance matrix of input data [33]. Auto-associative neural network with pre-calculated weights is used to encrypt and decrypt data. In [34] it

was shown that the key to cryptographic encryption and decryption of data in neural networks is the masking codes, the architecture of the neural network and the matrix of weights.

Publications [35–37] are devoted to the hardware implementation of neural networks showing that they are based on neural elements. The feature of such neural elements is that the number of inputs and their bit size are determined by the neural network architecture, which is one of the characteristics of the data encryption key. The main operation of the neuroelement is the calculation of the scalar product using pre-calculated weights.

In [37–39] the methods for calculating the scalar product using the basis of elementary arithmetic operations—addition and shift, are considered. The peculiarity of these methods is the formation of macro-partial products, their shift, and addition to the previously accumulated amount. Hardware implementation of such methods requires significant equipment costs. The implementation of a tabular-algorithmic method for calculating the scalar product, which is reduced to the operations of reading macro-partial products, addition and shift, requires fewer equipment costs and less computation time. The disadvantage of this method is that it is focused on working with input data and weights in a fixed-point format.

Analyzing the works [31,41] it can be noted that neural network tools for cryptographic symmetric encryption and decryption of data [42] are implemented on the basis of microprocessors supplemented by hardware that implements time-consuming computational operations using FPGA [43]. High speed of neural network tools for cryptographic encryption and decryption of data is achieved through parallelization, pipeline computing processes and hardware implementation of neural elements. The disadvantage of the existing neural network tools for cryptographic data protection is the difficulty of changing the encryption and decryption key rapidly.

3. The Development of Neural Network Technology for Cryptographic Data Protection

3.1. Structure of Neural Network Technology of Cryptographic Data Protection

The development of neural network technology for cryptographic protection of data transmission is focused on hardware and software implementation with high technical and operational characteristics. It is proposed to carry out such development on the basis of an integrated approach that includes:

- research and development of theoretical foundations of neuro-like cryptographic data protection;
- research and development of new algorithms and structures of neuro-like encryption and decryption of data focused on modern element base;
- modern element base with the ability to program the structure;
- means for automated design of software and hardware.

Figure 1 shows the developed structure of neural network technology for cryptographic data protection, which is focused on hardware and software implementation.

The given neural network technology of cryptographic data protection provides encryption with symmetric keys. When implementing the symmetric cryptosystem, the encryption key and the decryption key are the same or the decryption key is easily calculated from the encryption key. The use of the tabular-algorithmic method of data encryption and decryption enables the implementation of data encryption-decryption tools with high technical and operational characteristics.

4

Figure 1. Structure of neural network technology for cryptographic data protection: a) the process of data encryption; b) the process of decrypting data.

3.2. Main Stages of Neural Network Encryption

Encryption is performed over plaintext using a key, which consists of a given number of *N* neurons in the neural network, a matrix of weights and masking operations. Let's consider the main stages of message encryption.

Choice of neural network architecture. The architecture of the neural network is determined by the number of neuro elements N, the number of inputs k and the bit inputs m. The number of neural elements is determined by the following formula:

$$N = \frac{n}{m'} \tag{1}$$

where n is the bit size of the message, and m—the bit size of the inputs.

The incoming messages which are encrypted can have different bit size (n) and different number of inputs (k), which is equal to the number of neuroelements N. The architecture of the neural network depends on the value of the bit size of the message n and the number of inputs n. The following variants of the neural network architecture are possible for the n=16 bit message: n=12, n=12,

Calculation of the matrix of weights. For data encryption-decryption we will use an auto-associative neural network, which learns non-iteratively using the principal components analysis (PCA), which performs a linear transformation following the formula:

$$\bar{y} = W \cdot \bar{x}. \tag{2}$$

According to formula (2), the matrix $W \in \mathbb{R}^{n*n}$ is used to convert the input vector $\bar{x} \in \mathbb{R}^n$ into the output vector $\bar{y} \in \mathbb{R}^n$. The transformation is performed by a system of linearly independent vectors that selects an orthonormal system of eigenvectors corresponding to the eigenvalues of the covariance matrix of the input data.

Let the input data be represented as a set of N vectors \bar{x}_j , j = 1, ... N, and each of the vectors has dimension n, $\bar{x}_j = (x_{j1}, x_{j2}, ..., x_{jn})$:

$$X = (\bar{x}_1, \bar{x}_2, \dots, \bar{x}_N)^t.$$
 (3)

The autocovariance matrix for *N* vectors \bar{x}_i can be written as:

$$R = X^t \cdot X,\tag{4}$$

where each of the elements is defined by the expression:

$$r_{jl} = \sum_{i=1}^{N} \bar{x}_{jl} \bar{x}_{il} = \sum_{i=1}^{N} (\bar{x}_{ji} - \mu_j) (\bar{x}_{il} - \mu_l), \tag{5}$$

where j, l = 1, 2, ..., n, and μ_j , μ_l —mathematical expectations of vectors \bar{x}_j , \bar{x}_l .

The eigenvalues of R symmetric non-negative matrix are real and positive numbers. We arrange them in descending order $\lambda_1 > \lambda_2 > ... > \lambda_n$. Similarly, we place the eigenvectors corresponding to λ_i . Then the matrix W defines a linear transformation (2), where $\bar{y} = (y_1, y_2, ..., y_n)$ is a vector of the principal components of the PCA, which corresponds to the input data vector \bar{x} . The number of vectors of the principal components N corresponds to the number of input data vectors \bar{x} [29]. The matrix of weights used to encrypt the data is as follows:

$$\begin{bmatrix} W_{11} & W_{12} & \cdots & W_{1k} \\ W_{21} & W_{22} & \cdots & W_{2k} \\ \vdots & \vdots & \cdots & \vdots \\ W_{N1} & W_{N2} & \cdots & W_{Nk} \end{bmatrix}. \tag{6}$$

The basic operation of the neural network used to encrypt data is the operation of calculating the scalar product. This operation should be implemented using the tabular-algorithmic method because the matrix of weights W_{is} , where j = 1, ..., N, s = 1, ..., k, is pre-calculated.

Calculation of the table of macro-partial products for data encryption. The specificity of the scalar product calculation operation used in data encryption is that the weights are pre-calculated (constants) and set in floating point format, and the input data X_j is in fixed point format with its fixing before the high digit of a number. The scalar product is calculated by means of the tabular-algorithmic method according to the formula:

$$Z = \sum_{i=1}^{N} W_j X_j = \sum_{i=1}^{n} 2^{-i} \sum_{j=1}^{N} W_j X_{ji} = \sum_{i=1}^{n} 2^{-i} \sum_{j=1}^{N} P_{ji} = \sum_{i=1}^{n} 2^{-i} P_{Mi},$$
 (7)

where N—number of products, X_j —input data, W_j —j-th weigh coefficient, n—bit size of the input data, P_{ij} —partial product, P_{Mi} —macro-partial product, formed by adding N partial products P_{ij} , as follows: $P_{Mi} = \sum_{i=1}^{N} P_{ii}$.

Formation of the tables of macro-partial products for floating-point weights $W_j = w_j 2^{m_{W_j}}$ (where w_j —mantissa of W_j weigh coefficient, m_{W_j} —order of W_j weigh coefficient) foresees the following operations to be performed:

- defining the largest common order of weights m_{Wmaxc} ;
- calculation of the difference of orders for each W_i weigh coefficient: $\Delta m_{W_i} = m_{\text{Wmaxc}} m_{W_i}$;
- shift the mantissa w_i to the right by a difference of orders Δm_{W_i} ;
- calculation of P_{Mi} macro-partial product for the case when $x_{1i} = x_{2i} = x_{3i} = \cdots = x_{Ni} = 1$;
- determining the number of overflow bits q in the P_{Mi} macro-partial product for the case when $x_{1i} = x_{2i} = x_{3i} = \cdots = x_{Ni} = 1$;
- obtaining scalable mantissas w_i^h by shifting them to the right by the number of overflow bits;
- adding to the largest common order of weight m_{Wmaxc} the number of overflow bits q, as per formula $m_j = m_{\text{Wmaxc}} + q$.

The table of macro-partial products is calculated by the formula:

where $x_{1i}, x_{2i}, x_{3i}, ..., x_{Ni}$ —address inputs of the table, w_j^h —mantissa of W_j weigh coefficient brought to the greatest common order.

The possible combinations number of P_{Mi} macro-partial products and accordingly the table volume is determined by the formula:

$$Q = 2^N. (9)$$

The memory volume can be reduced by dividing all N products by parts N1 and N2. Separate tables of macro-partial products P_{N1Mi} and P_{N2Mi} are formed for each of these parts. Tables for P_{N1Mi} and P_{N2Mi} can be stored in separate memory blocks or a single memory block. When using two memory blocks, parts of the macro-partial products P_{N1Mi} and P_{N2Mi} are read in one clock cycle, and in one memory block—in two clock cycles. The macro-partial product P_{Mi} is the sum of two macro-partial products P_{N1Mi} and P_{N2Mi} .

Neural network tabular-algorithmic data encryption. The matrix of weights W, formed by the eigenvectors of the autocovariance matrix of the input data R, is determined during the training of the neural network. The type of auto-associative neural network used for data encryption is shown in Figure 2, where M_j is the mask for the j-th input, x_j is the j-th input data, XOR is the masking operation using the exclusive OR elements.




Figure 2. The structure of the neural network for data encryption.

The main operation of neural network data encryption is reduced to multiplying the W matrix of weights by the input data vector \overline{x} under the following formula:

$$y_{j} = \begin{vmatrix} W_{11} & W_{12} & \cdots & W_{1k} \\ W_{21} & W_{22} & \cdots & W_{2k} \\ \vdots & \vdots & \cdots & \vdots \\ W_{N1} & W_{N2} & \cdots & W_{Nk} \end{vmatrix} \times \begin{pmatrix} x_{1} \\ x_{2} \\ \vdots \\ x_{k} \end{pmatrix}$$
(10)

The multiplication of the matrix of weights W by the vector of input data \overline{x} is reduced to performing N operations of calculating the scalar product:

$$y_j = \sum_{s=1}^k W_{js} x_s \tag{11}$$

where k—number of products, s = 1, 2, ..., k; j = 1, 2, ..., N.

$$y_{Mji} = 2^{-1} y_{Mj(i-1)} + P_{Mji}, (12)$$

where $y_{Mj0} = 0$, i = 1, ..., m, m—bit size of the input data. The number of tables of macro-partial products corresponds to N—the number of rows of the matrix (10). The result of calculating of the scalar product y_i consists of the mantissa y_{Mj} and the order m_i .

The time required to compute the mantissa of the scalar product (SP) is determined by the formula:

$$t_{SP} = m(t_{table} + t_{reg} + t_{add}), \tag{13}$$

where t_{SP} is the time of calculation of the scalar product, t_{table} is the time of reading from the table (memory), t_{reg} is the time of reading (writing) from the register, t_{add} is the time of adding.

Data encryption can be performed either sequentially or in parallel, depending on the speed required. In the case of sequential encryption, the encryption time is the result of the formula:

$$t_{encrypt} = Nm(t_{table} + t_{reg} + t_{add}), (14)$$

where $t_{encrypt}$ —time required for encryption. The encryption time can be reduced by performing N operations of calculating the scalar product in parallel.

At the output of the neural network, we obtain N encrypted data in the following form $y_j = y_{Mj} 2^{mj}$, where y_{Mj} —mantissa at the j-th output, m_j —order value at the j-th output. To transmit the encrypted data for decryption, it is advisable to bring all encrypted data to the highest common order. The reduction to the greatest common order is performed in three stages:

- define the greatest order m_{encr} ;
- for each encrypted data y_i calculate the difference between the orders $\Delta m_i = m_{encr} m_i$;
- by performing shift of the mantissa y_{Mj} to the right by the difference of orders Δm_j we obtain mantissa of the encrypted data y_{Mj}^h reduced to the greatest common order.

The mantissa of the encrypted data y_{Mj}^h which are reduced to the largest common order, and the largest common order m_{encr} are sent for decryption.

3.3. The Main Stages of Neural Network Cryptographic Data Decryption

Encrypted data in the form of mantissa y_{Mj}^h , which are reduced to the largest common order m_{encr} (block-floating point), come to be decrypted. Therefore, the main stages of decrypting the encrypted data are considered further.

Configuration of the neural network architecture for the decryption of encrypted data. The architecture of the neural network for the decryption of encrypted data, in terms of the number of neural elements, is the same as the architecture of the neural network used for the encryption of data. In this neural network, the number of inputs and the number of neurons corresponds to the number of the encrypted mantissa $y_{\text{M}j}^h$. The neural network architecture used to decrypt encrypted data is presented in Figure 3.

In the neural network for decrypting encrypted data, the bit rate of the inputs corresponds to the bit rate of the encrypted mantissa y_{Mj}^h , which determines the decryption time. To reduce the decryption time, the lower bits of the mantissa may be discarded, it will not affect the recovery of the original message.

Figure 3. Neural network architecture for decrypting encrypted data.

Formation of the matrix of weights. The matrix of weights for decrypting encrypted data is formed from a matrix of weights for encrypting input data by transposing it:

$$\begin{vmatrix} W_{11} & W_{12} & \cdots & W_{1k} \\ W_{21} & W_{22} & \cdots & W_{2k} \\ \vdots & \vdots & \cdots & \vdots \\ W_{N1} & W_{N2} & \cdots & W_{Nk} \end{vmatrix}^{T} = \begin{vmatrix} W_{11} & W_{21} & \cdots & W_{N1} \\ W_{12} & W_{22} & \cdots & W_{N2} \\ \vdots & \vdots & \cdots & \vdots \\ W_{1k} & W_{2k} & \cdots & W_{Nk} \end{vmatrix}.$$
(15)

The basic operation for encryption of input data and decryption of encrypted data is the calculation of the scalar product, which is implemented using a tabular-algorithmic method.

Calculation of the table of macro-partial products for decryption of encrypted data. A specific feature of the scalar product calculation operation used to decrypt encrypted data is that the weights are precalculated (constants) and set in floating-point format, while the encrypted data y_j are received in block-floating-point format. The calculation of the scalar product using the tabular-algorithmic method is performed by formula (7). Preparation and calculation of possible variants of macro-partial products is performed as in the previous case under the formula (8). The number of possible variants of macro-partial products P_{Mi} and, accordingly, the volume of the table depends on the amount of encrypted data. For each table of macro-partial products, its largest common order m_{Pms} is computed.

Neural network tabular-algorithmic decryption of encrypted data. The main operation of neural network decryption of encrypted data is to multiply the matrix of weights W by the vector of encrypted data \overline{y} by the following formula:

$$x_{s} = \begin{vmatrix} W_{11} & W_{21} & \cdots & W_{N1} \\ W_{12} & W_{22} & \cdots & W_{N2} \\ \vdots & \vdots & \cdots & \vdots \\ W_{1k} & W_{2k} & \cdots & W_{Nk} \end{vmatrix} \times \begin{vmatrix} y_{1} \\ y_{2} \\ \vdots \\ y_{N} \end{vmatrix}$$
(16)

The multiplication of the matrix of weights W^T by the vector of input data \overline{y} is reduced to performing N operations of scalar product calculation:

$$x_s = \sum_{i=1}^{N} W_{sj} y_j \tag{17}$$

where N-number of products, s = 1, 2, ..., k; j = 1, 2, ..., N.

Tabular-algorithmic calculation of the mantissa of the scalar product is reduced to reading the macro-partial product P_{Mi} from the table (memory) at the address corresponding to the i-th bit-slice of k input data, and adding it to the previously accumulated sums, according to the formula:

$$x_{Msi} = 2^{-1} y_{Ms(i-1)} + P_{Msi}, (18)$$

where $x_{s0} = 0, i = 1, ..., g$, g—bit rate of the encrypted data. The time necessary to calculate the scalar product mantissa is defined under the formula:

$$t_{SP} = g(t_{table} + t_{reg} + t_{add}), \tag{19}$$

where t_{SP} —time for scalar product calculation, t_{table} —time for reading from a table (memory), t_{reg} —time of reading (writing) from the register, t_{add} —time for adding. The result of the calculation of x_S scalar product consists of a mantissa x_{MS} and order, which is equal to $m_{decr\,S} = m_{PMS} + m_{encr}$.

At the output of the neural network (see Figure 3), we obtain k decrypted data in the following form $x_s = x_{Ms} 2^{m_{decr} s}$, where x_{Ms} is the mantissa at the s-th output, $m_{decr} s$ is the value of the order at the s-th output. To obtain the input data, it is necessary to shift the s-th mantissa x_{Ms} by the value of the order $m_{decr} s$.

4. The Structure of the System for Neural Network Cryptographic Data Protection and Transferring in Real-Time Mode

The development of the structure of the system for neural network cryptographic data protection and transmission in real-time will be carried out using an integrated approach, which contains:

- research and development of theoretical foundations of neural network cryptographic data encryption and decryption;
- development of new tabular-algorithmic algorithms and structures for neural network cryptographic data encryption and decryption;
- modern element base, development environment and computer-aided design tools.

A system for neural network cryptographic data protection in real-time was developed using the following principles:

- changeable composition of the equipment, which foresees the presence of the processor core and replaceable modules, with which the core adapts to the requirements of a particular application;
- modularity, which involves the development of system components in the form of functionally complete devices;
- pipeline and spatial parallelism in data encryption and decryption;
- the openness of the software, which provides opportunities for development and improvement, maximising the use of standard drivers and software.;
- specialising and adapting hardware and software to the structure of tabular algorithms for encrypting and decrypting data.;
- the programmability of hardware module architecture through the use of programmable logic integrated circuits.

The system of neural network cryptographic real-time data protection and transmission consists of a stationary part, which is a remote-control centre, and an UAV onboard part. The structure of the stationary part of the system of neural network cryptographic data protection and transmission is shown in Figure 4.




Figure 4. Structure of the stationary part of the system of neural network cryptographic data protection and transmission.

The processor core of the remote-control centre is implemented on the basis of a personal computer. The transceiver is used to transmit encrypted data, it communicates with the processor core through the interface based on a microcontroller.

The UAV onboard part of the system for neural network cryptographic real-time data protection and transmission is implemented on the processor core, which is supplemented by dedicated hardware and software. The processor core of the UAV onboard part of the system is designed on a microcomputer. The structure of the onboard part of the system of neural network cryptographic data protection and receiving is depicted in Figure 5.




Figure 5. Structure of the UAV onboard part of the system of neural network cryptographic data protection and transmission.

The effective implementation of neural network encryption-decryption and encoding-decoding algorithms in real time is achieved by combining universal and customised software and hardware. The use of modern elements (microcomputer, microcontroller, FPGA) in the development of the UAV onboard part ensures the accomplishment of the requirements for weight, dimensions and energy consumption.

The effectiveness of the system for neural network cryptographic real-time data protection and transmission is directly associated with the choice of both hardware and software implementation.

5. Development of the Components of the Onboard System for Neural Network Cryptographic Data Encryption and Decryption

5.1. Development of the Structure of the Components for Neural Network Cryptographic Data Encryption and Decryption

In general, the problem of developing onboard systems for neural network cryptographic encryption-decryption of data can be formulated as follows:

- to develop an algorithm for the onboard system of neural network encryption-decryption of data and present it in the form of a specified flow graph;
- to design the structure of the onboard system for neural network data encryption-decryption
 with the maximum efficiency of equipment use, taking into account all the limitations and
 providing real-time data processing;
- to determine the main characteristics of neural elements and carry out their synthesis;
- to choose exchange methods, determine the necessary connections and develop algorithms for exchange between system components;
- to determine the order of implementation in time of neural network data encryption-decryption processes and develop algorithms for their management.

Components of the onboard system of neural network cryptographic data encryption and decryption should provide the implementation of the selected neural network, the ability to change masks, calculate matrices of weights W_j and tables of macro-partial products P_{Mi} for possible neural network options. To effectively implement the components of the onboard system of neural network cryptographic encryption-decryption of data, it is proposed to use hardware-software implementation of the algorithms based on a microcontroller supplemented by specialized hardware. The structure of the component of neural network cryptographic data encryption, which meets such requirements, is presented in Figure 6, where MC-microcontroller, MN-mask node, NN-neural network, MP-macro-partial product, Rg-register, Add-adder.




Figure 6. Structure of the component of neural network cryptographic encryption of data.

The developed component of neural network cryptographic data encryption has a variable composition of equipment, which is based on the core of the system and a set of modules for calculating the scalar product. The system core is constant for all applications and consists of microcontroller MC, mask node MN, keys memory and module of the shaper of the NN architecture and bit slices of input data. The scalar product calculation modules implement the basic operation of the tabular-algorithmic method of scalar product calculation under the formula:

$$Z_i = 2^{-1} Z_{i-1} + P_{Mi}, (20)$$

12

where $Z_0 = 0$.

The number of modules for calculating the scalar product depending on the required speed is determined by the following formula:

$$s = \frac{N}{2^{\nu'}} \tag{21}$$

where N is the number of neuro-like elements, $v = 0, ..., d, d = log_2 N$. The system of neural network cryptographic data encryption reaches its highest speed when the number of computational modules of the scalar product corresponds to the number of neural elements N. To ensure real-time data encryption, it is proposed to implement the scalar product calculation modules, mask node module (MN), and module of the shaper of neural network architecture and bit slices of the input data in the form of specialized hardware.

The neural network cryptographic data encryption component works as follows. Before encrypting the data, the MC configures the neural network architecture (determines the number of neural elements N, the number of inputs k and their bit-size m). For the selected neural network architecture matrix of weights W_j and tables of P_{Mi} macro-partial products are calculated by MC, and then they are written in the memory of MP. In addition, the masks selected from the keys' memory are stored in the MN node. The message X to be encrypted comes to input of MN in fixed-point format, here it is masked. The masked message X* from the output of MN comes to input of the module of the shaper of neural network architecture and bit slices, where it is divided into X groups with X begins with lower bits. The formed bit slices X_{1i}, \dots, X_{Ni} are the addresses for reading macro-partial products X from the MP memory. The read macro-partial products X is written to the X register. The adder (Add) performs a summation of macro-partial products X is written to the X register. The number of cycles required to calculate the scalar product is determined by the bit-size of input X control of the encryption process in the onboard system of neural network cryptographic data encryption is performed by X methods.

The structure of the component of neural network cryptographic decryption of the encrypted data corresponds in general to the structure of the component of neural network cryptographic encryption of data, presented in Figure 6.

5.2. Implementation of the Specialized Hardware Components of Neural Network Cryptographic Data Encryption on FPGA

The design of specialized on-board hardware systems for neural network cryptographic data encryption was performed in the VHDL hardware programming language in the Quartus II ver. 13.1 development environment using its libraries. Nowadays, the hardware description languages such as VHDL, VHDL-AMS, Verilog, Verilog-AMS are widely used for creating behavioral descriptions and models of digital, analog and mixed-signal devices and systems [44,45]. The Quartus II development environment supports the entire process of designing specialized hardware from user input to FPGA programming, debugging of both the chip itself and the tools as a whole.

A schematic diagram of the specialized hardware components of neural network cryptographic data encryption is shown in Figure 7. The inputs of module XOR_Mask1_4_2: X [7..0]—are the input data; Clk—input sync for input data download; X_Mask [7..0]—8-bit mask. At the output of this block N vectors with bit size m are formed. Synchronization is implemented on the leading edge of Clk pulses.




Figure 7. A circuit of the specialized hardware components of neural network cryptographic data encryption.

Block V_Cutter with N=4 input vectors of bit size m=2 consists of N registers of parallel-serial type and forms vertical bit slices. Input data: Data_1 [n-1..0],..., Data_N [n-1..0] — N input vectors with bit size n; Clk—pulses of synchronization of forming vertical bit slices; Reset—the signal of the initial reset in the "0" output of the registers R_Par_Ser; Load—the signal to allow data to be loaded into the R_Par_Ser registers. Outputs: V_Out1,..., V_OutN—vertical bit slice. The formation of vertical sections begins with the lower bit.

The weights of the neural network with N=4 inputs with a bit size of m=2 are stored in the FPGA ROM in the form of 4 tables. Each of them consists of 16 words with a bit size of 32 bits. Reading data from these tables is performed using blocks ROM_W_4_2_1,..., ROM_W_4_2_4.

Inputs of these blocks: addr [3..0]—the address of the cell of the table from which the data will be read; clk—synchronization pulses for reading data from the table. Synchronization is implemented on the leading edge of the pulses clk. Output: q [31..0]—data read from the cell with the input address.

The data read from the tables is transmitted to the input blocks Shift_EXP, which perform their multiplication by 2^j , where j = 0, ..., n - 1. Upon receipt of this block of data corresponding to the zero digit, the bit counter is reset. Synchronization of this block is carried out by means of clock pulses Clk. At the output X_Out [0..31] we get the input data multiplied by 2^j .

From the output of the Shift_EXP blocks, the data are sent to one of the inputs of the adders FP_ADD. The other input of the adders is connected to their output. Adder input signals: clk—synchronization pulses; reset—signal to reset the input data opa when implementing the adder with the battery; opa [0..31], opb [0..31]—terms. On the leading edge of the first pulse clk the adders are loaded into the adder, and on the leading edge of the second pulse the received sum is displayed. Adder output: the sum add [0..31].

From the output of the adders, FP_ADD data is fed to the input of the block XOR_Mask2_32, which performs the overlay of the 32-bit mask. Inputs of the block XOR_Mask2_32: X [31..0]—encrypted output data; Clk—synchronization of input data download; X_Mask [31..0]—32-bit mask. Block output: vector Y [31..0]. Synchronization is implemented on the leading edge of Clk pulses. The encrypted data are obtained at the outputs D_Out_1, D_Out_2, D_Out_3, D_Out_4.

The timing diagram of the specialized hardware of neural network cryptographic data encryption is presented in Figure 8.




Figure 8. The timing diagram of the specialized hardware of neural network cryptographic data encryption.

The implementation of the specialized hardware for neural network cryptographic data encryption based on the FPGA EP3C16F484C6 Cyclone III family [46] requires 3053 logic elements and 745 registers. Approximately 160 nanoseconds are required to encrypt one input vector.

6. Conclusions

The neural network technology for real-time cryptographic data protection with symmetric keys (masking codes, neural network architecture and weigh matrix) for UAV onboard communication systems has been presented in this work. It provides high cryptographic stability and hardware-software implementation with high technical and operational characteristics.

The tabular-algorithmic scalar product calculation method has been improved. It provides fast calculation of the scalar product for both fixed-point and floating-point input data. It does this by finding the largest common order of weights and building tables of macro partial products for them.

It is proposed to develop the UAV onboard system for neural network cryptographic data protection in real-time using an integrated approach based on the following principles: variable equipment composition; modularity; conveyorization and spatial parallelism; software openness; specialization and adaptation of hardware and software to data encryption and decryption keys.

Components of neural network cryptographic data encryption/decryption have been designed on the basis of the processor core supplemented by the specialized scalar product calculation modules.

The specialized hardware for neural network cryptographic data encryption was developed in the VHDL equipment programming language in the Quartus II environment and implemented using family Cyclone III FPGA EP3C16F484C6.

Author Contributions: Conceptualization, I.T. and V.T.; methodology, I.T., Y.O. and Y.L.; software, Y.L. and Y.O.; validation, Y.L., Y.O. and I.K.; formal analysis, I.T. and V.T.; investigation, A.L. and A.H.; resources, A.L. and I.K.; data curation, Y.L. and I.K.; writing—original draft preparation, I.T., I.K. and Y.O.; writing—review and editing, I.K., A.H. and A.L.; visualization, I.K. and Y.O.; supervision, V.T. and A.L.; project administration, I.T. and V.T. All authors have read and agreed to the published version of the manuscript.

Conflicts of Interest: The authors declare no conflict of interest.

- 1. Han, B.; Qin, D.; Zheng, P.; Ma, L.; Teklu, M.B. Modeling and performance optimization of unmanned aerial vehicle channels in urban emergency management, ISPRS Int. J. Geo-Inf, 2021, 10, 478. https://doi.org/10.3390/ijgi10070478
- 2. Śledź, S.; Ewertowski, M.W.; Piekarczyk, J. Applications of unmanned aerial vehicle (UAV) surveys and Structure from Motion photogrammetry in glacial and periglacial geomorphology. *Geomorphology* **2021**, 378, 107620. https://doi.org/10.1016/j.geomorph.2021.107620
- 3. Zhang, C.; Zou, W.; Ma, L.; & Wang, Z. Biologically inspired jumping robots: A comprehensive review. *Robotics Auton. Syst.* **2020**, 124, 103362. https://doi.org/10.1016/j.robot.2019.103362
- 4. Weng, Z.; Yang, Y.; Wang, X.; Wu, L.; Hua, S.; Zhang, H.; Meng, Z. Parentage analysis in giant grouper (epinephelus lanceolatus) using microsatellite and SNP markers from genotyping-by-sequencing data. *Genes* **2021**, 12, 1042. https://doi.org/10.3390/genes12071042
- 5. Boreiko, O.; Teslyuk, V.; Zelinskyy, A.; Berezsky, O. Development of models and means of the server part of the system for passenger traffic registration of public transport in the "smart" city. *EEJET* **2017**, 1 (85), 40–47. https://doi.org/10.15587/1729-4061.2017.92831
- Kim, K.; and Kang, Y. Drone security module for UAV data encryption. In Proceedings 2020 International Conference on Information and Communication Technology Convergence (ICTC), Jeju, Korea (South), 2020, 1672-1674. https://doi.org/10.1109/ICTC49870.2020.9289387
- 7. Samanth, S.; K V, P.; & Balachandra, M. Security in Internet of Drones: A Comprehensive Review. *Cogent Engineering* **2022**, 9(1), 2029080. https://doi.org/10.1080/23311916.2022.2029080
- 8. Kong, P.-Y. A survey of cyberattack countermeasures for unmanned aerial vehicles. *IEEE Access* **2021**, 9, 148244–148263. https://doi.org/10.1109/ACCESS.2021.3124996
- 9. Shafique, A.; Mehmood, A.; Elhadef, M.; Khan, KH. A lightweight noise-tolerant encryption scheme for secure communication: An unmanned aerial vehicle application. *PLOS ONE* **2022**, 17(9), e0273661. https://doi.org/10.1371/journal.pone.0273661
- 10. Verma, A.; and Ranga, V. Security of RPL based 6LoWPAN Networks in the Internet of Things: A Review. *IEEE Sensors J.* **2020**, 20, 11, 5666–5690. https://doi.org/10.1109/JSEN.2020.2973677
- 11. Morales-Molina, C.D.; Hernandez-Suarez, A.; Sanchez-Perez, G.; Toscano-Medina, L.K.; Perez-Meana, H.; Olivares-Mercado, J.; Portillo-Portillo, J.; Sanchez, V.; Garcia-Villalba, L.J. A Dense Neural Network Approach for Detecting Clone ID Attacks on the RPL Protocol of the IoT. *Sensors* **2021**, 21, 3173. https://doi.org/10.3390/s21093173
- 12. Sohaib, O.; W. Hussain, M. Asif, M. Ahmad and M. Mazzara, A PLS-SEM neural network approach for understanding cryptocurrency adoption. *IEEE Access* **2020**, vol. 8, pp. 13138–13150, https://doi.org/10.1109/ACCESS.2019.2960083
- 13. Holovatyy A., Łukaszewicz A., Teslyuk V., Ripak N. Development of AC Voltage Stabilizer with Microcontroller-Based Control System In Proceedings of the 2022 IEEE 17th International Conference on Computer Sciences and Information Technologies (CSIT), 2022, Institute of Electrical and Electronics Engineers, 2022, 527-530. https://doi.org/10.1109/CSIT56902.2022.10000461
- 14. Grodzki W., Łukaszewicz A. Design and manufacture of unmanned aerial vehicles (UAV) wing structure using composite materials, Materialwissenschaft und Werkstofftechnik, 2015, 46 (3), 269-278. https://doi.org/10.1002/mawe.201500351
- 15. Łukaszewicz A., Szafran K., Jóźwik J. CAx techniques used in UAV design process, In Proceedings of the 2020 IEEE 7th International Workshop on Metrology for AeroSpace (MetroAeroSpace), 2020, 95-98. https://doi.org/10.1109/MetroAeroSpace48742.2020.9160091
- 16. Łukaszewicz A., Skorulski G., Szczebiot R. (2018): The main aspects of training in the field of computer aided techniques (CAx) in mechanical engineering. In Proceedings of the 17th International Scientific Conference on Engineering for Rural Development, May 23-25, 2018, Jelgava, Latvia, 2018, 865-870. https://doi.org/10.22616/ERDev2018.17.N493
- 17. Łukaszewicz A., Miatluk K. Reverse Engineering Approach for Object with Free-Form Surfaces Using Standard Surface-Solid Parametric CAD System, Solid State Phenomena, 2009, 147-149, 706-711. https://doi.org/10.4028/www.scientific.net/SSP.147-149.706
- 18. Miatliuk K., Łukaszewicz A., Siemieniako F. Coordination method in design of forming operations of hierarchical solid objects, In Proceedings of the 2008 International Conference on Control, Automation and Systems, ICCAS 2008, pp. 2724–2727, 4694220. https://doi.org/10.1109/ICCAS.2008.4694220
- 19. Puchalski R., Giernacki W. UAV Fault Detection Methods, State-of-the-Art, Drones, 2022, 6, 330. https://doi.org/10.3390/drones6110330

- 20. Zietkiewicz J., Kozierski P., Giernacki W. Particle swarm optimisation in nonlinear model predictive control; comprehensive simulation study for two selected problems, International Journal of Control, 2021, 94(10), 2623-2639. https://doi.org/10.1080/00207179.2020.1727957
- 21. Kownacki C., Ambroziak L. Adaptation Mechanism of Asymmetrical Potential Field Improving Precision of Position Tracking in the Case of Nonholonomic UAVs, Robotica, 2019, 37(10), 1823-1834. https://doi.org/10.1017/S0263574719000286
- 22. Kownacki C., Ambroziak L., Ciężkowski M., Wolniakowski A., Romaniuk S., Bożko A., Ołdziej D. Precision Landing Tests of Tethered Multicopter and VTOL UAV on Moving Landing Pad on a Lake, Sensors 2023, 23, 2016. https://doi.org/10.3390/s23042016
- 23. Basri, E.I.; Sultan, M.T.H.; Basri, A.A.; Mustapha, F.; Ahmad, K.A. Consideration of Lamination Structural Analysis in a Multi-Layered Composite and Failure Analysis on Wing Design Application. *Materials* **2021**, 14, 3705. https://doi.org/10.3390/ma14133705
- 24. Al-Haddad L.A., Jaber A.A., An Intelligent Fault Diagnosis Approach for Multirotor UAVs Based on Deep Neural Network of Multi-Resolution Transform Features, Drones, 2023, 7, 82. https://doi.org/10.3390/drones7020082
- 25. Yang J., Gu H., Hu C., Zhang X., Gui G., Gacanin H. Deep Complex-Valued Convolutional Neural Network for Drone Recognition Based on RF Fingerprinting, Drones, 2022, 6, 374. https://doi.org/10.3390/drones6120374
- Holovatyy A., Teslyuk V., Lobur M., Sokolovskyy Y., Pobereyko S. Development of Background Radiation Monitoring System Based on Arduino Platform. International Scientific and Technical Conference on Computer Science and Information Technologies, 2018, pp. 121–124. https://doi.org/10.1109/STC-CSIT.2018.8526696
- 27. Holovatyy A., Teslyuk V., Lobur M., Szermer M., Maj C. Mask Layout Design of Single- and Double-Arm Electrothermal Microactuators. Perspective Technologies and Methods In MEMS Design, MEMSTECH 2016–Proceedings of 12th International Conference, 2016, pp. 28–30. https://doi.org/10.1109/MEMSTECH.2016.7507513
- 28. Volna, E.; Kotyrba, M.; Kocian, V.; & Janosek, M. Cryptography Based On Neural Network. In Proceedings of the 26th European Conference on Modeling and Simulation (ECMS 2012), edited by: K. G. Troitzsch, M. Moehring, U. Lotzmann. European Council for Modeling and Simulation. Koblenz, Germany, May 29–June 1, 2012, 386-391. http://dx.doi.org/10.7148/2012-0386-0391
- 29. Shihab, K. A backpropagation neural network for computer network security. *Journal of Computer Science* **2006**, 2 (9), 710–715. https://doi.org/10.3844/jcssp.2006.710.715
- 30. Sagar, V.; Kumar, K. A symmetric key cryptographic algorithm using counter propagation network (CPN). In Proceedings of the 2014 ACM International Conference on Information and Communication Technology for Competitive Strategies, (ICTCS'14). Udaipur Rajasthan India, November 14-16, 2014. https://doi.org/10.1145/2677855.2677906
- 31. Arvandi, M.; Wu, S.; Sadeghian, A.; Melek, W.W.; Woungang, I. Symmetric cipher design using recurrent neural networks. In Proceedings of the IEEE International Joint Conference on Neural Networks, 2006, 2039–2046. https://doi.org/10.1109/IJCNN.2006.246972
- 32. Tsmots, I.; Tsymbal, Y.; Khavalko, V.; Skorokhoda, O.; Teslyuk, T. Neural-like means for data streams encryption and decryption in real time. In Proceedings of the 2018 IEEE Second International Conference on Data Stream Mining & Processing (DSMP). Lviv, Ukraine, August 21-25, 2018, 438-443. https://doi.org/10.1109/DSMP42010.2018
- 33. Scholz, M.; Fraunholz, M.; Selbig, J. Nonlinear principal component analysis: neural network models and applications. In: Gorban, A.N., Kégl, B., Wunsch, D.C., Zinovyev, A.Y. (eds) Principal Manifolds for Data Visualization and Dimension Reduction. Lecture Notes in Computational Science and Engineering, 58, 2008, Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-73750-6_2
- 34. Rabyk, V.; Tsmots, I.; Lyubun, Z.; Skorokhoda, O. Method and Means of Symmetric Real-time Neural Network Data Encryption. In Proceedings of the 2020 IEEE 15th International Scientific and Technical Conference on Computer Sciences and Information Technologies (CSIT 2020), 2020, 1, 47–50. https://doi.org/10.1109/CSIT49958.2020.9322006
- 35. Chang, A.X.M.; Martini, B.; Culurciello, E. Recurrent Neural Networks Hardware Implementation on FPGA: arXiv preprint arXiv:1511.05552. 2015. https://doi.org/10.48550/arXiv.1511.05552
- 36. Nurvitadhi, E. et al. Can FPGAs beat GPUs in accelerating next-generation deep neural networks? In Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. Monterey, California, USA, February 22-24, 2017, 5-14. https://doi.org/10.1145/3020078.3021740
- 37. Misra, J.; Saha, I. Artificial neural networks in hardware: A survey of two decades of progress. *Neurocomputing* **2010**, 74 (1-3), 239-255. http://dx.doi.org/10.1016/j.neucom.2010.03.021

- 38. Guo, K. et al. From model to FPGA: Software-hardware co-design for efficient neural network acceleration. In Proceedings of the 2016 IEEE Hot Chips 28 Symposium (HCS). 2016, 1–27. http://dx.doi.org/10.1109/HOTCHIPS.2016.7936208
- 39. Ovtcharov, K. et al. Accelerating Deep Convolutional Neural Networks Using Specialized Hardware. Microsoft Research Whitepaper. 2016. Available online: https://www.microsoft.com/en-us/research/wp-content/uploads/2016/02/CNN20Whitepaper.pdf (accessed 29 April 2022)
- 40. Wang, Y.; Xu, J.; Han, Y.; Li, H. and Li, X. DeepBurning: automatic generation of FPGA-based learning accelerators for the neural network family. In Proceedings of the 53rd Annual Design Automation Conference (DAC'16). Association for Computing Machinery, New York, NY, USA, Article 110, 1–6. https://doi.org/10.1145/2897937.2898003
- 41. Nurvitadhi, E.; Sheffield, D.; Sim, J.; Mishra, A.; Venkatesh, G., and Marr, D. Accelerating Binarized Neural Networks: Comparison of FPGA, CPU, GPU, and ASIC. In Proceedings 2016 International Conference on Field-Programmable Technology (FPT), 2016, 77-84. http://dx.doi.org/10.1109/FPT.2016.7929192
- 42. Yayik, A.; Kutlu, Y. Neural Network Based Cryptography. *Neural Network Worldc*, 2014, 24 (2), 177-192. http://dx.doi.org/10.14311/nnw.2014.24.011
- 43. Govindu, G.; Zhuo, L.; Choi, S.; and Prasanna, V. Analysis of high-performance floating-point arithmetic on FPGAs. In Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS 2004). 26-30 April, 2004, Santa Fe, New Mexico, USA, 149. http://dx.doi.org/10.1109/IPDPS.2004.1303135
- 44. Holovatyy A., Teslyuk V., Lobur M. VHDL-AMS model of delta-sigma modulator for A/D converter in MEMS interface circuit. Perspective Technologies and Methods In MEMS Design, MEMSTECH 2015— Proceedings of the 11th International Conference, 2015, pp. 55–57. https://doi.org/10.1109/CADSM.2015.7230865
- 45. Holovatyy A., Lobur M., Teslyuk V. VHDL-AMS model of mechanical elements of MEMS tuning fork gyroscope for the schematic level of computer-aided design. Perspective Technologies and Methods In MEMS Design—Proceedings of the 4th International Conference of Young Scientists, MEMSTECH 2008, 2008, pp. 138—140. https://doi.org/10.1109/MEMSTECH.2008.4558762
- 46. Electronic components database. Available online: https://www.digchip.com/datasheets/parts/datasheet/033/EP3C16F484C6.php (accessed on 29 April 2022).

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.