

Article

Implementation of a Modular Distributed Fault-tolerant Controller for MMC Applications

Semih Isik ^{1*}, Vasishta Burugula ¹, Mohammed Alharbi ², Ali Azidehak ¹ and Subhashish Bhattacharya ¹

¹ Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, 27606 USA

² Department of Electrical Engineering, College of Engineering, King Saud University, Riyadh 11421, Saudi Arabia

* Correspondence: sisik@ncsu.edu

Abstract: Centralized control algorithm limits the hardware flexibility of a Modular Multilevel Converter (MMC). Therefore, industrial MMC applications have started adopting distributed control structures. Even though distributed controller reduces a single point of failure risk compared to the centralized controller, the failure risk of the entire control systems increases due to the number of local controllers. However, the distributed controller can be programmed in such a way as to bypass the faulty local controller and take care of the power modules with the adjacent local controllers. This paper implements a modular distributed fault-tolerant controller for a scaled laboratory MMC prototype. Experimental results show that an MMC can operate without interruption, even under two local controller failures. Besides, the experimental results are verified with the Opal-RT, a real-time simulator with the same controller in a Control Hardware in Loop (CHIL) environment.

Keywords: controller; centralized; distributed; CHIL; fault-tolerant; MMC; prototype; Opal-RT

1. Introduction

Global energy demand rises every day, but the rise in the generation is not as fast as the demand. Most electric energy demand is supplied by burning fossil fuels. However, energy generation from fossil fuels is not sustainable and threatens the planet. So, energy demand should be supplied through sustainable energy sources to reduce the carbon footprint and the harmful effects of fossil fuels. Sustainable energy sources, such as solar, wind etc., grow daily. Still, existing utility grid infrastructures are not yet ready to integrate all the distributed sources due to their complex and traditional structure [1]. Besides, sustainable sources vary naturally, so energy storage systems are needed for smooth integration. Undoubtedly, the need for clean, affordable and sustainable energy is more significant than ever to protect the environment and meet the demand. To integrate bulk power from renewable energy sources, conventional AC power grid infrastructures should be strengthened, and energy storage systems should be developed to reduce the variability effect of the renewables [2]. However, modernizing the existing power grids might be challenging, time-consuming and extremely costly.

On the other hand, High Voltage Direct Current (HVDC) transmission is a versatile alternative to AC transmission for carrying more power from remote locations with fewer conductors and lower losses. HVDC transmission is more cost-effective for longer distances because it has minor capacitive losses than the HVAC, especially when the conductors are placed closer to the ground. Hence, reactive power compensation is not required along with the transmission as opposed to AC transmission. Unlike DC cables, HVAC lines are subject to corona discharge, so the conductors are bundled to increase the effective radius. However, bundling the conductors increases the overall line capacitance and reactive power consumption [3]-[7].

DC current transmission is an excellent candidate to integrate renewable energy, yet high voltage transmission is necessary to lower transmission losses. However, raising the

voltage to hundreds of kV is challenging with two- or three-level converter topologies due to the limited number of series-connected power modules. Therefore, Modular Multilevel Converter (MMC) has recently been the primary selection for high voltage transmission applications due to its scalable and modular structure. MMC can easily increase or decrease the voltage level with the series connected power modules, called Sub-Module (SM). However, the performance of an MMC highly depends on the control structure as each SM capacitor voltage needs to be monitored and controlled at all times [8],[9].

The MMC controller should manage AC and DC side voltage and internal MMC current. These tasks can be categorized under the higher-level and lower-level control, respectively. In general, higher-level control aims to control DC link voltage or the output power of the converter. The lower-level control is much faster than the higher-level control and manages the inner current, capacitor voltage balancing, averaging, and modulation. Circulating Current (CC) control can also be categorized under lower-level control. A Central Control Unit (CCU) or distributed controllers can perform higher and lower-level control tasks. In the case of a centralized controller, all computation is performed based on the measured signals and control commands in a central control unit such as Digital Signal Processor (DSP), Field Programmable Gate Array (FPGA) or Application Specific Integrated Circuit (ASIC) chip. The centralized control algorithm is relatively fast, but hardware flexibility is limited. Besides, the computational burden, modification of the controller and the communication links can be pretty challenging for high voltage MMC applications due to a vast number of power modules. A centralized controller is currently adopted for MMC-based medium voltage motor drive applications [10] or laboratory scale prototype applications [11]. The CCU limits the scalability and modularity features of an MMC because the entire control system needs modification in case of any hardware changes. In case of a high number of SM, a significant computational burden on CCU might be experienced, and this might cause an undesirable overrun for each control cycle.

On the other hand, the distributed control algorithm assigns some tasks to the Local Controller (LC) while keeping a central unit as a master controller. MMC-based industry applications have recently started moving towards a distributed-based control structure [12],[13]. In distributed control structure, local controllers of each SM or group of SMs can make necessary computations with less communication with the master controller. This scheme's significant advantage is reducing the communication bandwidth and computational load on the CCU. However, precise synchronization between the local and master controllers is necessary for proper operation. Otherwise, improper controlled power modules may cause unstable operation for an MMC application.

A distributed controller can significantly reduce the probability of a single point of failure. Nonetheless, the failure risk of the entire control system increases due to the number of local controllers. Nevertheless, the distributed controller can be programmed in such a way that any faulty controller can be bypassed, and the adjacent local controller can take care of the power module. Therefore, a well-structured distributed controller can easily handle the failure of a local controller(s) or power modules.

This paper presents a distributed fault-tolerant controller [14] implementation with a downscaled MMC prototype to prove the concept of MMC operation under local controller failures. The experimental results show that MMC can be operated without interruption, even under two failed local controllers. Besides, the experimental results are validated with the Opal-RT real-time simulator with the same modular fault-tolerant controller.

2. Mathematical Model of an MMC

The circuit configuration of an MMC can be seen in Fig. 1 with Half-Bridge SM (HBSM). Cascaded connection of HBSMs in series with the arm inductor (L_{arm}) establishes an MMC arm. A three-phase MMC consists of six identical arms. Each HBSM has one capacitor (C_{SM}) and two IGBT switches. Controlling the switches in the HBSM, each capacitor can be connected in series with the arm inductor or bypassed from the circuit.

Arm voltage is determined based on the number of inserted SMs. Thus, increasing or decreasing the voltage level of an MMC application depends on the number of inserted modular SMs. The references voltage for the upper ($v_{u,x}$) and the lower ($v_{l,x}$) arm can be determined based on AC and DC side dynamics as (1) and (2), respectively. V_{dc} represents the DC link voltage, V_{mx} represents the AC side voltage and V_{cx} represents the circulating voltage (3) induced on the arm inductors due to circulating current [15]-[17]. Circulating current occurs due to voltage differences between the arms.

$$v_{u,x} = \frac{V_{dc}}{2} - V_{mx} - V_{cx} \quad (1)$$

$$v_{l,x} = \frac{V_{dc}}{2} + V_{mx} - V_{cx} \quad (2)$$

$$v_{z,x} = L_o \frac{di_{z,x}}{dt} \quad (3)$$

$$n_{u,x} = \frac{1}{V_{cu}} V_{u,x} \quad (4)$$

$$n_{l,x} = \frac{1}{V_{cl}} V_{l,x} \quad (5)$$

$$i_{u,x} = i_{z,x} + \frac{i_x}{2} \quad (6)$$

$$i_{l,x} = i_{z,x} - \frac{i_x}{2} \quad (7)$$

$$i_{z,x} = \frac{i_{u,x} + i_{l,x}}{2} = i_{dc,x} + i_{circ,x} \quad (8)$$




Figure 1. Three-phase MMC Circuit Configuration with Half-Bridge Sub-Module.

The modulation index determines the number of inserted or bypassed capacitors based on the arm's reference voltages. During a steady-state, the insertion index for the upper and lower arm is determined in (4) and (5), respectively where $V_{cu,l}^x$ represents individual capacitor voltage in the arms. Similarly, upper ($i_{u,x}$) and lower ($i_{l,x}$) arm current

can be expressed in terms of differential current and AC side current (6) and (7), respectively. Differential current ($i_{z,x}$) (8) has AC and DC parts. The AC part is the circulating current, the same for all the phases, whereas the DC part is one-third of the DC current per phase under a steady state.

3. Modular Distributed Fault-tolerant Controller

As seen in Fig. 1, series-connected SMs are the backbone of the MMC structure. Increasing or decreasing the number of the series-connected SMs allows adjusting the generating voltage level. In case of a high number of MMC applications with a centralized controller scheme, any changes in the hardware require extensive control algorithm modification. Therefore, a centralized controller indirectly limits hardware flexibility. Unlike the centralized control scheme, distributed control scheme helps reduce the burden on the master controller and assigns some of the tasks to local controllers. An illustration of the modular distributed fault-tolerant controller can be seen in Fig. 2. In distributed control scheme, the master controller mainly controls the total energy in the MMC arms by measuring the AC and the DC side and communicates with the local controllers for the capacitor voltage balancing. Averaging (phase balancing) controller, seen in Fig. 3, ensures that phase voltages are distributed equally (9). Differential current compensates for the error whenever there is a mismatch between the average arm voltage and the individual SM voltage. The master controller synchronizes the local controller based on its reference frequency. The synchronization process compares the reference frequency of the master controller and the local controller, and the error is compensated (10) where f_m is the reference frequency, f_e is the error and f_l is the frequency of a local controller. Similarly, the time error can be determined in (11) as a function of frequency and compensated when needed.

$$V_{dc} = \sum_{n=1}^4 V_{SMn,x\,ul} + L_{arm} \frac{d(i_{u,x} + i_{l,x})}{dt} \quad (9)$$

$$f_e = f_m - f_l = w_e = 2\pi f_e \quad (10)$$

$$t_e = \frac{f_e}{f_m} t \quad (11)$$

$$CAM_{i,1} = \begin{cases} 0 & \text{if } [F_{LC,i} \wedge F_{LC,i+1} \wedge F_{LC,i-1}] = 1 \\ 1 & \text{Otherwise} \end{cases} \quad (12)$$

Distributed controllers for multilevel converters have become an appealing research topic due to easy modification, less data transfer, and faster computation. Besides, the distributed controller reduces the risks of the single point of failure. In literature, most of the fault-tolerance and resiliency research are devoted to SM-level failure and redundancy [18]-[20] due to a higher failure rate of the SM components. However, it is critical to consider the failure of SM controllers. Especially in critical systems, failure of a local controller(s) is unacceptable as the system stability will be lost due to miscalculation. Therefore, adding a fault-tolerant feature to the distributed control algorithm is highly desirable. A resilient controller aims to reduce the effect of a failure utilizing firmware or redundant components. This paper adopts a resilient two-dimensional redundant controller [21], seen in Fig. 4, to integrate into a scaled-down, three-level MMC prototype. In this controller, local (slave) controllers have a one-dimensional array that synchronizes the local controllers with the master. The controller has one master and twelve Texas Instrument (F28379D) Digital Signal Processor (DSP) cards. The local controllers are connected to the master controller through a shared serial-communication bus. The output of these controllers is fed into dedicated Altera (ACM-204-40C8) Field Gate Programmable Arrays (FPGAs). The role of the FPGAs is to detect fail-over the local controllers. A controller block diagram can be seen in Fig. 5. Each local controller checks the neighbor controllers'

status for every control cycle. In case of a local control failure, the faulty controller is bypassed, and the neighbor controller takes care of the faulty controller's SM. In this design, each controller is directly connected with all the controllers and data is transferred using a series port. Therefore, each controller controls the dedicated power module and communicates with the neighbor controllers. Each controller compares the computation results and measured signals to check the health status of the neighbor controller. In case of a local controller failure, both the neighbor controllers compare the errors to detect the failure as in Fig. 5. Then, one takes the faulty controller's role. The Controller Availability Matrix (CAM) expresses (12) if there is any controller available to take the vacant SM where $F_{LC,i}$ is the failed controller, $F_{LC,i+1}$ is the upper controller, and $F_{LC,i-1}$ is the lower controller. The dedicated FPGA runs the matrix and chooses the necessary controller for the vacant module. Each FPGA has six PWM signals as inputs from three controllers, the main and two neighbor controllers. Besides, two error signals are fed into the FPGAs to determine the health status.




Figure 2. An Illustration of the Modular Distributed Fault-tolerant Controller.

Two PWM signals from two controllers are compared to check a mismatch. If the PWM signals of the neighbor controllers are not the same at an instant, the counter, seen in Fig. 6, exceeds a predefined threshold, and the error signal goes high. This event is named a fail-over condition, and it has two steps. The first is to check the fault signal to decide if any of the main controllers are faulty. The main controller's output is compared with the adjacent controllers. If the outputs of these comparisons are different, the main controller does not create the appropriate output signal. This situation may occur if the main processor gets faulty or the controller has no supply voltage.




Figure 3. A Block Diagram of the Averaging Controller.




Figure 4. Modular Distributed Fault-tolerant Controller.




Figure 5. A Block Diagram of the Controller.

Suppose such a case occurs and the output signal comparison of the adjacent controllers are not the same. In that case, the fail-over signal gets high, and one of the adjacent controllers replaces the faulty main controller. If both the adjacent controllers are faulty based on the health status check seen in Fig. 7, then there is no available controller to take care of the SM. In such cases, the SM will be bypassed. The scope of this paper investigates the conditions under local controllers' failure. Hence, bypassing the SM through the controller will be considered in another research paper.

The master controller is a critical element in this control structure because it controls AC voltage, phase circulating current, and capacitor voltage averaging for each phase of the MMC. The master controller is responsible for regulating output voltage through the active and reactive current based on the modulation signal, as seen in Fig. 8. SM capacitor voltages are averaged based on the sensor reading of each phase to regulate the average voltage of each converter leg. On the other hand, each local controller is responsible for balancing the capacitor voltages and generating the PWM signals for the switches [22]-[24]. Besides, each local controller manages the capacitor voltage balancing as in Fig. 9. Then, the output of the balancing controller is fed into the PWM generation block.




Figure 6. SM Controller Failure Detection based on Result Comparison.




Figure 7. Controller Health Status Check Logic Diagram.




Figure 8. A Block Diagram of the Voltage Controller.




Figure 9. A Block Diagram of SM Capacitor Voltage Balancing Controller.

4. Experimental Verification

A three-phase MMC prototype with two SM per arm is designed to test the controller, which has four local controllers per phase. The test setup is developed to validate the modular fault-tolerant distributed controller under steady state and local-controller failure conditions. Each phase leg of the MMC prototype is connected to a constant DC power supply, an N5700 series 150V, 10A, 1500W from Keysight Technologies. The DC source provides stable output power, and the MMC is operated in an inverter mode. The AC side of the prototype is connected to an inductive load, represented by a 2.5 mH inductor and 20Ω resistor. An illustration of the experimental setup can be seen in Fig. 10, and a photo of the test setup is shown in Fig. 11.




Figure 10. An Illustration of the Test-setup.




Figure 11. A Photo of the Test-setup.




Figure 12. A Phase Leg of the MMC Prototype.

A list of parameters of the prototype can be found in Tab. 1. A photo of the MMC phase module can be seen in Fig. 12; each phase leg has four SMs and an isolated gate driver. Each HBSM has a 60 A, 650 V field stop trench gate IGBT (STGW60H65DRF) with an ultrafast diode attached to a heat sink and a 3.9mF snap-in capacitor. LEM ® sensors, placed on a single board, are used to measure the signals from the SMs. The measured signals are fed into a signal conditioning board, seen in Fig. 13, to filter the analog signal and amplify the useful signals for the controller cards. Fig. 14 shows the experimental results for the SM capacitor when the DC voltage is changed from 0 p.u to 0.8 p.u. It can be seen that all four capacitors share the DC bus voltage almost equally. The capacitor voltages' summation is not quite equal to the DC link voltage due to the voltage drop on the relatively large arm inductor (1mH), resulting in $2V_{cx}$ based on (1) and (2). The DC link voltage is increased to 100V in Fig. 15. The load current and the capacitor voltages of

the upper SMs can be seen accordingly. Capacitor voltages of the SMs show that the balancing controller is effective.

Table 1. System Parameters.

DC Voltage	80 V -100V	Number of SM per arm	2
AC Frequency	60 Hz	Capacitor Ref. Voltage	50 V
Switching Frequency	10 kHz	SM Capacitance	3.9 mF
Load Inductance	2.5 mH	Load Resistance	22 Ω
Arm Inductance	1 mH	IGBT at $T_c = 25^\circ C$	60 A, 650V




Figure 13. Sensor (left) and Signal Conditioning (right) Board of the MMC Prototype.




Figure 14. Dynamic Performance of Phase B when the Reference Value of the DC Voltage from 0 PU to 0.8 PU.




Figure 15. AC Current and SM Capacitor Voltage at 100V DC link.




Figure 16. Parameters of Phase B under Steady State.

The main scope of this paper is to test the controller capability under LC failure. Hence, the prototype is operated at 80V DC link voltage to test the scenarios. The arm, load, circulating current and the SM capacitor voltage can be seen in Fig. 16 and 17 during the steady state. The circulating current controller is disabled, and the dominant second-order harmonic can be seen in the circulating current. Besides, switching frequency circulating current is observed in the circulating current. As seen from the SM voltages, the balancing controller effectively balances the capacitor voltages.




Figure 17. Parameters of Phase B under Steady State.

Table 2. The Take-over Chart during Fail-over Condition

LC1	LC2	LC3	LC4	System Status
Failed	Takeover	No Change	No Change	Up
Takeover*	Failed	Takeover*	No Change	Up
No Change	Takeover*	Failed	Takeover*	Up
No Change	No Change	Takeover	Failed	Up
Takeover	Failed	Failed	Takeover	Up
Failed	Takeover	Takeover	Failed	Up
Failed	Takeover*	Failed	Takeover*	Up
Failed	Failed	No Change	No Change	Down
No Change	No Change	Failed	Failed	Down

*the dedicated phase FPGA decides which LC takes over based on the health status

The LC of the second SM (LC2) failed by cutting the supply voltage. The controller's health is immediately reported based on Fig. 7 to manage the SM through the adjacent controllers. The circulating current and the capacitor voltage momentarily respond while the adjacent controller takes over the SM2. Due to the dynamic response of the controller, there is a rise in capacitor voltage during the take-over, which is less than 5% of the rate value seen in Fig. 18. The circulating current shows a high magnitude due to the time delays involved with regards to the detection and switching of control inputs from failed DSP to healthy DSP. This process takes around 500 μ sec. The FPGA allocated for the DSP failure detects the failure based on the loss of communication signal from the DSP. Since the synchronization check occurs once every control cycle, there is a detection delay of one control cycle. Besides, there is a delay associated with deciding the available healthy LC for the particular SM. Therefore, a loss of control occurs due to the delays and a high magnitude of circulating current is observed as a result.

Although there is a transition delay, the take-over process is still fast enough to observe no effect on the load current and the SM capacitor voltage balancing. Similarly, two LC-failure are tested simultaneously by cutting the supply voltage. The health status of the controllers is reported, and the failure detection occurs within 500 μ sec. The process of two LC failures is the same as in the previous case, but the number of control delays is increased. As a result, higher oscillation is observed in the circulating current in Fig. 19. Still, the controller can sustain the SM capacitors with two healthy LCs. There is a rise in capacitor voltage during the take-over, which is around 5% of the rate value due to the dynamic response of the controller. The take-over process repeats itself until a healthy LC is available to take over an SM. Tab. 2 shows the algorithm of the take-over process during a fail-over condition.




Figure 18. System Parameters under Failure of One Local Controller.




Figure 19. System Parameters under Failure of Two Local Controllers.

As can be seen, the controller can sustain the operation under any one LC failure. Further, the controller can sustain the operation under two LCs failures as long as the failures are not located in the middle and the corner LCs. For instance, the controller is still operational if LC2 and LC3 fail because LC1 and LC4 can take over the faulty LCs. However, if LC1 and LC2 fail simultaneously, the system must shut down. The reason is that there is no available neighbor controller to take over the LC1 in this case. The experimental results are verified with the Opal-RT real-time simulator, as seen in Fig. 20. A Control-Hardware-in-Loop (C-HIL) environment is developed with a modulation index of 0.92 using the same modular distributed fault-tolerant controller. The same power circuit is modeled in the Virtex 7 FPGA using MATLAB Simulink ®. Due to the high switching frequency operation of the controller, the required simulation time-step is less than 1 μ s. Although the time-step around 1 μ s satisfies the communication, this will significantly increase the simulation time. Therefore, power electronics components are chosen from the RT-event® library to reduce the simulation time step and overall time. The C-HIL setup aims to test the controller capability before testing the hardware setup. The behavior of the current and voltages are compared and validated with the hardware result. The circulating current observed in the OPAL-RT result is more significant than in the hardware result. This is because the circulating current is fed to the controller during the OPAL-RT simulation and calculated as quantity using signals sampled in the OPAL-RT system's CPU. In the prototype, the circulating current is measured through the arm currents using LEM sensors for each phase, but it is not possible to place a current measurement sensor in OPAL-RT that directly measures the circulating current. Due to this limitation, the arm currents are measured from the simulation in the CPU and processed to calculate the circulating current based on the discrete-time simulation. This process has communication delays between the simulation FPGA and the CPU. Therefore, the circulating current in the OPAL-RT results can not be correlated directly to the measurement result because it is not a direct measurement. Yet, the aim is to compare the behavior of the current under LC failure. Fig. 21 shows phase B's load, circulating current, and upper SM capacitor voltages. This figure validates the experimental results shown in Fig. 17 at




Figure 20. Opal RT and the Controller HIL Setup

80V DC link voltage.. Similarly, Fig. 22 shows the same result pattern as Fig. 18 when LC2 is hard-failed. Lastly, Fig. 23 validates the experimental results under the failure LC2 and LC3, as seen in Fig. 19.




Figure 21. Result Validation of Fig. 17 with Opal-RT.




Figure 22. Result Validation of Fig. 18 with Opal-RT.




Figure 23. Result Validation of Fig. 19 with Opal-RT.

5. Conclusion

The MMC topology is one of the promising candidates for medium and high voltage applications. One of the reasons is that an MMC can generate almost a sinusoidal voltage with several hundred series connected SMs per arm. Besides, the number SMs can be easily modified, and the rated power can be redefined. However, the controller of an MMC should be modified accordingly, but it might be challenging if the MMC is controlled with a centralized control structure. Modifying a centralized controller for hundreds of SMs is difficult as all the data is sensed and computed in a large processor.

On the other hand, a distributed control structure is more flexible to modify than a centralized controller. The reason is that a distributed controller has multi-control points such as master and local (slave) controllers. Hence, modifying a master or the local controllers is relatively easier than modifying a master controller with hundreds of control lines. Besides, distributed controller significantly eliminates the single point of failure compared to a distributed controller. On the other hand, the failure risk of the controller increase due to the increased number of controller. However, a distributed controller can be resilient if programmed accordingly. On the other hand, the local controller imposes more sampling delays and the oscillatory system response as opposed to a centralized controller. Especially, a fault-tolerant distributed controller can experience more oscillatory response during fail-over and take-over processes.

This paper implements a distributed modular fault-tolerant controller for a scaled laboratory MMC prototype. A CHIL environment with the Opal-RT is also utilized to validate the hardware results. The results show that a distributed controller can sustain the MMC operation even under local controller failure. Due to the control and communication delays, high oscillation is observed in the circulating current. It is worth mentioning that the oscillation magnitude can be decreased with circulating current suppression control. Despite the delays, the distributed control scheme can be feasibly employed in MMC systems with additional harmonic compensators.

References

1. S. Habib, M. M. Khan, F. Abbas, L. Sang, M. U. Shahid and H. Tang, "A Comprehensive Study of Implemented International Standards, Technical Challenges, Impacts and Prospects for Electric Vehicles," in IEEE Access, vol. 6, pp. 13866-13890, 2018, doi: 10.1109/ACCESS.2018.2812303.
2. M. Shin, D. -H. Choi and J. Kim, "Cooperative Management for PV/ESS-Enabled Electric Vehicle Charging Stations: A Multi-agent Deep Reinforcement Learning Approach," in IEEE Transactions on Industrial Informatics, vol. 16, no. 5, pp. 3493-3503, May 2020, doi: 10.1109/TII.2019.2944183.
3. J. -S. Kim, J. -Y. Park, Y. -J. Kim and O. Gomis-Bellmunt, "Decentralized Robust Frequency Regulation of Multi-terminal HVDC-linked Grids," in IEEE Transactions on Power Systems, 2022, doi: 10.1109/TPWRS.2022.3201316.

4. S. Isik, H. Nath, M. Alharbi and S. Bhattacharya, "Dynamic Modelling and Control of Multi-Terminal DC Systems Considering AC Network Dynamics," 2020 IEEE Power & Energy Society General Meeting (PESGM), 2020, pp. 1-5, doi: 10.1109/PESGM41954.2020.9281636.
5. B. Qin, W. Liu, H. Li, T. Ding, K. Ma and T. Liu, "Impact of System Inherent Characteristics on Initial-Stage Short-Circuit Current of MMC-Based MTDC Transmission Systems," in IEEE Transactions on Power Systems, vol. 37, no. 5, pp. 3913-3922, Sept. 2022, doi: 10.1109/TPWRS.2021.3140061.
6. M. Alharbi, S. Isik, F. E. Alfaris, A. Alkuhayli, and S. Bhattacharya, "A Fault Clearance and Restoration Approach for MMC-Based MTDC Grid," Electronics, vol. 11, no. 14, p. 2127, Jul. 2022, doi: 10.3390/electronics11142127.
7. Y. Cao et al., "A Virtual Synchronous Generator Control Strategy for VSC-MTDC Systems," in IEEE Transactions on Energy Conversion, vol. 33, no. 2, pp. 750-761, June 2018, doi: 10.1109/TEC.2017.2780920.
8. X. Liu, G. Li, T. Zheng, X. Yang and J. M. Guerrero, "Thyristor-Pair- and Damping-Submodule-Based Protection Against Valve-Side Single-Phase-to-Ground Faults in MMC-MTDC Systems," in IEEE Transactions on Power Delivery, vol. 37, no. 4, pp. 3257-3269, Aug. 2022, doi: 10.1109/TPWRD.2021.3125661.
9. P. Sun, Y. Tian, J. Pou and G. Konstantinou, "Beyond the MMC: Extended Modular Multilevel Converter Topologies and Applications," in IEEE Open Journal of Power Electronics, vol. 3, pp. 317-333, 2022, doi: 10.1109/OJPEL.2022.3175714.
10. SINAMICS PERFECT HARMONY GH150 Drives by Siemens [Online]:usa.siemens.com/perfectorharmoney Accessed on 09/18/2022
11. T. Heath et al., "Cascaded- and Modular-Multilevel Converter Laboratory Test System Options: A Review," in IEEE Access, vol. 9, pp. 44718- 44737, 2021, doi: 10.1109/ACCESS.2021.3066261.
12. A new STATCOM modular multilevel converter technology by ABB [Online]: <https://library.abb.com/share?cid=9AAC30301263> Accessed on 09/19/2022
13. S. Isik, M. Alharbi and S. Bhattacharya, "Comprehensive Analysis of the Control Structures for MMC Applications," 2021 IEEE Energy Conversion Congress and Exposition (ECCE), 2021, pp. 2459-2466, doi: 10.1109/ECCE47101.2021.9595092.
14. A. Azidehak, M. Hwang, R. Agarwal, S. Bhattacharya and N. Yousefpoor, "Fault-tolerant controller architecture for cascaded multilevel converters," 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), 2017, pp. 2738-2744, doi: 10.1109/APEC.2017.7931086.
15. S. Debnath, J. Qin, B. Bahrani, M. Saeedifard and P. Barbosa, "Operation, Control, and Applications of the Modular Multilevel Converter: A Review," in IEEE Transactions on Power Electronics, vol. 30, no. 1, pp. 37-53, Jan. 2015, doi: 10.1109/TPEL.2014.2309937.
16. S. Isik, M. Alharbi and S. Bhattacharya, "An Optimized Circulating Current Control Method Based on PR and PI Controller for MMC Applications," in IEEE Transactions on Industry Applications, vol. 57, no. 5, pp. 5074-5085, Sept.-Oct. 2021, doi: 10.1109/TIA.2021.3092298.
17. J. Pou, S. Ceballos, G. Konstantinou, V. G. Agelidis, R. Picas and J. Zaragoza, "Circulating Current Injection Methods Based on Instantaneous Information for the Modular Multilevel Converter," in IEEE Transactions on Industrial Electronics, vol. 62, no. 2, pp. 777-788, Feb. 2015, doi: 10.1109/TIE.2014.2336608.
18. M. Alharbi, S. Isik and S. Bhattacharya, "A Novel Submodule Level Fault-Tolerant Approach for MMC With Integrated Scale-Up Architecture," in IEEE Journal of Emerging and Selected Topics in Industrial Electronics, vol. 2, no. 3, pp. 343-352, July 2021, doi: 10.1109/JESTIE.2021.3061954.
19. C. Wang, Z. Zheng, K. Wang and Y. Li, "Fault Detection and Tolerant Control of IGBT Open-Circuit Failures in Modular Multilevel Matrix Converters," in IEEE Journal of Emerging and Selected Topics in Power Electronics, doi: 10.1109/JESTPE.2022.3150166.
20. R. Razani and Y. A. -R. I. Mohamed, "Fault-Tolerant Operation of the DC/DC Modular Multilevel Converter Under Submodule Failure," in IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 9, no. 5, pp. 6139-6151, Oct. 2021, doi: 10.1109/JESTPE.2021.3050122.
21. A. Azidehak, R. Agarwal, N. Yousefpoor, A. G. Dean and S. Bhattacharya, "Resilient two dimensional redundancy based fault-tolerant controller array for modular multilevel converters," 2017 IEEE Energy Conversion Congress and Exposition (ECCE), 2017, pp. 722-729, doi: 10.1109/ECCE.2017.8095856.
22. M. Hagiwara and H. Akagi, "PWM control and experiment of modular multilevel converters," 2008 IEEE Power Electronics Specialists Conference, 2008, pp. 154-161, doi: 10.1109/PESC.2008.4591917.
23. L. Zhou, C. Chen, J. Xiong and K. Zhang, "A Robust Capacitor Voltage Balancing Method for CPS-PWM-Based Modular Multilevel Converters Accommodating Wide Power Range," in IEEE Transactions on Power Electronics, vol. 37, no. 12, pp. 14306-14316, Dec. 2022, doi: 10.1109/TPEL.2022.3192485.
24. Q. Yu, F. Deng, C. Liu, J. Zhao, F. Blaabjerg and S. Abulanwar, "DC-Link High-Frequency Current Ripple Elimination Strategy for MMCs Using Phase-Shifted Double-Group Multicarrier-Based Phase-Disposition PWM," in IEEE Transactions on Power Electronics, vol. 36, no. 8, pp. 8872-8886, Aug. 2021, doi: 10.1109/TPEL.2021.3049150.