Design of Three Phase Solid State Transformer Deployed within Multi-Stage Power Switching Converters

Umair Tahir¹, Ghulam Abbas¹, Dan Ovidiu Glavan²*, Valentina E. Balas³, Umar Farooq ⁴,⁵, Marius M. Balas³, Ali Raza¹, Muhammad Usman Asad⁴ and Jason Gu⁴

¹ Electrical Engineering Department, The University of Lahore, Lahore 54000, Pakistan; umair.tahir@ee.uol.edu.pk; ghulam.abbas@ee.uol.edu.pk; ali.raza@ee.uol.edu.pk
² Faculty of Engineering, “Aurel Vlaicu” University of Arad, Arad 310130, Romania; danovidiu.glavan@gmail.com
³ Automatics and Applied Software Department, “Aurel Vlaicu” University of Arad, Arad 310130, Romania; valentina.balas@uav.ro (V.E.B.); marius.balas@uav.ro (M.B.)
⁴ Electrical Engineering Department, University of the Punjab Lahore, 54590, Pakistan; engr.umarfaroq@yahoo.com (U.F.); usmanasad01@hotmail.com (M.U.A); jason.gu@dal.ca (J.G.)
* Correspondence: danovidiu.glavan@gmail.com

Abstract: This paper presents a symmetrical topology for the design of solid-state transformer, made up of power switching converters, to replace conventional bulky transformers. The proposed circuitry not only reduces the overall size but also provides power flow control with the ability to be interfaced with renewable energy resources (RESs) to fulfill the future grid requirements at consumer end. Solid state transformer provides bidirectional power flow with variable voltage and frequency operation and has the ability to maintain unity power factor, and current total harmonic distortion (THD) for any type of load within defined limits of IEEE standard. Solid State Transformer offers much smaller size as compared to that of the conventional iron core transformer. MATLAB/Simulink platform is adopted to test the validity of the proposed circuit for different scenarios by providing the simulation results evaluated at 25 kHz switching frequency.

Keywords: Decoupled controller; ferrite material; proportional integral (PI); solid state transformer (SST); space vector pulse width modulation (SVPWM); voltage source converter (VSC); voltage source inverter (VSI).

1. Introduction

Main consideration, nowadays is to supply cheap, clean and sustainable supply of power to end consumers in future. To meet this goal, the most significant and required change is the design of distribution transformer. Traditional transformers are heavy, occupy a large volume and possess fix voltage and frequency operation. Traditional transformers are sensitive to transients, voltage disturbances, harmonics and inter harmonics due to non-linear and unbalanced loads [1], [2]. This creates power quality issues, as effects of load from consumer side travel to power distribution network. Distribution transformers have poor transformer utilization factor as magnetic core saturates due to harmonic nature of load. The presence of harmonic current due to nonlinear and unbalanced loads also influences the primary side current, thus creating power quality issues [3]. Besides power quality improvement and continuous supply of power to the customers, advanced type of transformer needs to be introduced to cope with the future grid requirement.

Over the past decade, power electronic converters have played a vital role in the well-known High Voltage Direct Current Transmission (HVDC) and Flexible Alternating Current Transmission (FACTS) systems.
(FACT) Systems in the form of static var compensators (SVCs), static synchronous compensators (STATCOMs) and unified power flow controllers (UPFCs), and so on [4]. Since renewable energy resources (RESs) such as wind, fuel cells and solar have penetrated into the industry, so power electronic converters also find their applications in them [5], [6]. Energy resources like natural coal or gas are limited and use of RESs are growing constantly with the aim to exchange electric power with the grid by net metering. Owing to the fact that the conventional transformer cannot be interfaced with RESs and the progress made in the field of power electronics, have led to the evolution of another power electronic converter named Solid State Transformer, also known as power electronic transformer, that has grabbed a lot of attention [7]-[11].

With the progress made in the field of semiconductor industry, high-frequency controlled switches with high-power ratings have been developed. With these advancements and to cope with the future requirement of distributed energy sources integration, research is being carried out in the field of power electronics which targets the use of SSTs in applications of high-power level. One of the key interests of researchers is to develop a dynamic architecture of SST acquiring minimum controlled switches; the other approach is integration of SSTs with RESs and other power applications [19].

Solid State Transformers respond to control signals but their designs are not simple due to the presence of power electronic converters. The basic principle of operation of SST is that it first transforms low-frequency (50 Hz) AC voltage to high-frequency (frequency more than 20 kHz) voltage. After that isolated dual active DC-DC high frequency converter regulates secondary dc voltage, whose size is much smaller because of high frequency operation. The multi-stage power electronic converters use controlled power electronic switches in series. In the first stage active rectifier is used which converts and controls grid voltage to dc grid voltage and provides extended control of active and reactive power [12]. Thus, it provides control of power and power factor. One of the most important benefits provided by SST is that it isolates both primary and secondary side, thus eliminating the coupling effects. Ride through capabilities, and compatibility between RESs and grid make SST superior to conventional transformers [12]. The ability of SSTs to generate any variable frequency voltage enables it to perform better and efficient in industry applications as it removes the requirement of using variable frequency drives (VFDs). SSTs, in future, will not only replace the conventional bulky transformers dominating at charge stations, locomotive and traction applications, smart grids and at secondary distribution sides, but also provide additional functions, such as control of active-reactive power and distribution source integration. Reduced-volume SST with aforementioned features also plays a key role in improving the power quality [13], [14].

Various two-level and multilevel switching converter topologies can be employed in SSTs as discussed in [15]. Some recent configurations of SST are also reported in [16]-[19]. SSTs in the form of Direct AC to AC Matrix Converters directly convert three phase alternating current to three phase alternating voltage [20]. SSTs without dc link are impossible to be interfaced with RESs and fuel cells [21]. However, SST with a dc link [22] offers advantages such as availability of dc port, and much reduced size due to high frequency operation over [20], [21]. But all aforementioned topologies involve large number of converter valves. The isolated type topology, presented in this paper with least possible controlled switches, completely isolates grid and load, and provides independent control of voltage, frequency, power flow and power factor. The suggested topology of SST also can maintain clean voltage and current waveforms of utility supply irrespective of type and nature of the load. This is what that has been stressed upon in this paper.

2. Proposed SST Circuit, Specifications and Control Layout

Vector control (decoupled controller) is used for three phase rectification purpose. Vector control employing controlled switches such as IGBTs maintains THD of input current within IEEE defined limits and provides ripple free dc output voltage. Obtained dc voltage \( V_{DC,\text{rms}} \) is converted to high frequency square wave using full-bridge inverter which is stepped down using ferrite core high
frequency transformer. This stepped down voltage is rectified again with the help of full-bridge converter as shown in Fig. 1. In the last stage, dc voltage $V_1$ is converted back to variable three phase voltage with frequency and voltage control using Space Vector Pulse Width Modulation (SVPWM) technique.

### 2.1. Control Layout Of SST-Voltage Source Converter

Flux-oriented vector current control (VOC), based on two control layers: outer current control layer (OCC) and inner current control layer (ICC), is used to control the operation of voltage source converters (VSCs) [23]. The outer layer satisfies the dc voltage, active power and reactive power demands of the VSCs while the inner layer uses decoupling control method to regulate the q-axis and d-axis currents. Both control loops have a proportional and integral (PI) controller as common element in them. DC link voltage $V_{DC,ms}$ is regulated using voltage droop control [24]. Through the investigation of bi-layer control architecture deployed within multi-input multi-output (MIMO) voltage source converter, it can be realized that the operation of SST-VSC becomes a bit complex [25]. This complex control architecture has many variables which need to be controlled precisely using PI controllers [26]. Therefore, it is requirement of the system that PI controllers should be optimally tuned to provide both transient and steady state desired responses. But, tuning PI parameters of the nonlinear system like voltage source converter, is a challenging task within itself [27].

Vector current control is used at point of common coupling, which regulates the dc voltage control at VSC and power flow control with ac voltage regulation [28]. In this technique, ac voltage and current of the VSC are converted into rotating d-q reference frame, which is synchronized with ac grid voltages using phase locked loop (PLL). This methodology not only regulates dc and ac voltage but also provides the decoupled control of both active and reactive power. The layout of d-q control architecture-based SST-VSC is shown in Fig. 2. The outer control loop produces reference currents for inner current loop, which then provides the reference voltage for the d-q reference frame.

By taking d-q control frame into consideration, internal control loop uses PI controllers which generate reference current and maintain required voltage for the VSCs. Voltage expression at the point of common coupling ($p_v$) and voltage source converter side ($v_s$) can be given as:

\[ V_{p_v} = V_{s} - V_{DC,ref} \]

**Figure 1.** Proposed circuit diagram of Solid State Transformer.
Figure 2. The d-q control architecture of SST-VSC.

\[ e_c - v_b = R \times i_s + L \frac{di_s}{dt} \]  \hspace{1cm} (1)

where \( R \) and \( L \) represent resistance and inductance between SST-VSC and PCC, while \( i_s \) is the current from grid to the SST-VSC.

From Park’s transformation:

\[ e_d - v_d = R_i - \omega L i_q + L \frac{di_q}{dt} \]  \hspace{1cm} (2)

\[ e_q - v_q = R_i + \omega L i_q + L \frac{di_q}{dt} \]  \hspace{1cm} (3)

Here \( \omega \) represents the angular frequency at PCC of ac system. Based on (2) and (3), ICC control layout is shown in Fig. 3. The reference signals \((V_{d,ref}\) and \(V_{q,ref}\)) are transformed back to \(abc\) frame, which are used to generate switching pulses for IGBTs of VSC.

Figure 3. Inner current control loop of SST-VSC.
In this research, classical tuning method is used to tune the PI controller parameters. The transfer function of simple PI controller is:

\[ F(s) = k_p + \frac{k_i}{s} \]  

(4)

According to internal model control (IMC) method as presented in [29], we can write:

\[ F(s) = k_p + \frac{\alpha_{ICC}}{s} \left[ \frac{1}{G(s)} \right] = \frac{\alpha_{ICC}}{s} (R + sL) \]  

\[ F(s) = \alpha_{ICC} L + \frac{\alpha_{ICC}}{s} \frac{R}{s} \]  

(5)

Here, \( \alpha_{ICC} \) (rad/s) represents the bandwidth of the current controlled system; \( \frac{1}{G(s)} \) is the estimation of \( G(s) \). Comparison of (4) and (5) yields the range of PI controller coefficients for ICC as:

\[ k_p, ICC \leq \alpha_{ICC} L \]  

(6)

\[ k_i, ICC \leq \alpha_{ICC} R \]  

(7)

The bandwidth \( \alpha_{ICC} \) for the ICC must be selected such that it is ten times lesser than the switching frequency [30], [31]. That is to say:

\[ \alpha_{ICC} \leq \frac{2\pi F_s}{10} \]  

(8)

The PI controller parameters for the OCC can also be tuned using the same procedure as for ICC but with a constraint that OCC must be ten times slower than the ICC to achieve the non-oscillatory response of the closed loop system. This is achieved by selecting bandwidth of the OCC such that it is 10 times smaller than the bandwidth of the ICC. As presented in [32], the OCC PI controller parameters are given as:

\[ k_p, OCC \leq \alpha_{OCC} C \]  

(9)

\[ k_i, OCC \leq \alpha_{OCC}^2 C \]  

(10)

\[ \alpha_{OCC} \leq \frac{\alpha_{ICC}}{10} \]  

(11)

Outer control loop is responsible for controlling ac and dc voltage, both active and reactive powers at PCC. As shown in Fig. 2, \( d \)-channel controls dc link voltage or active power control, while the \( q \)-channel regulates ac voltage or controls the reactive power. These relations are mathematically represented as:

\[ P = V_d i_d + V_q i_q \]  

(12)

\[ Q = V_q i_d - V_d i_q \]  

(13)

Using PLL, \( d \)-axis of vector control is synchronized with phasor voltage of the ac system. So, \( V_q = 0 \). This reduces (12) and (13) to:

\[ P = V_d i_d \]  

(14)

\[ Q = -V_d i_q \]  

(15)

From (14) and (15), active power and reactive power is regulated by controlling \( d-q \) axis currents. At PCC, ac voltage is regulated by \( q \)-axis current or can also be controlled by injecting required
reactive power to the system. Likewise, dc link voltage is maintained via exchange of real power with ac system or by modifying the \(d\)-axis current.

The specifications of the VSC used within SST are given in Table 1:

<table>
<thead>
<tr>
<th></th>
<th>Nominal Voltage</th>
<th>Specifications</th>
<th>Impedance</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ac grid</td>
<td>11 kV</td>
<td>200 kVA</td>
<td>(R = 1\ \Omega)</td>
</tr>
<tr>
<td>(d)-link</td>
<td>20 kV</td>
<td></td>
<td>(L = 100\ mH)</td>
</tr>
<tr>
<td>(d)-Capacitor</td>
<td>20 kV</td>
<td>Single 880 (\mu)F</td>
<td></td>
</tr>
</tbody>
</table>

2.2. Control Layout Of SST-Voltage Source Inverter

Three phase two level voltage source inverters (VSIs), consisting of two power electronic switches in each leg, have penetrated in the industry as they provide various speed control demands of induction motor drives. Two level VSI has six active states and two null states. Various PWM techniques are proposed in [33], [34] to reduce the VSI output waveform distortions at given switching frequency. The most popular one is Space Vector PWM as it provides low output current ripple and provides maximum utilization of the \(d\)-link voltages [35], [36]. It provides 15% higher ac voltage, lower current and voltage harmonics distortions as compared to conventional PWM [37]. This is the reason that SVPWM as modulation technique is employed in this research. The active states divide the space vector plane into six sectors of equal magnitude as shown in Fig. 4. Switching states for all eight (six active and two null) vectors are shown in Table 2.

![Figure 4. Vector representation of SVM signal.](image_url)

![Figure 5. Vector representation of SVM signal in sector 1.](image_url)
Using SVPWM, desired three phase voltages are provided by the voltage vector controlled in $d-q$ rotating frame as shown in Fig. 4, whose rotation is sampled in every sub-cycle $T_s$. Fig. 5 shows the component of reference voltage vector of magnitude $V_{ref}$ along $\alpha$ and $\beta$-axis in sector I whereas, $T_1$, $T_2$ and $T_z$ are dwell times for which active voltage vector $V_1$, active voltage vector $V_2$ and null vectors are applied in a sub-cycle $T_s$, such that the following relation is always satisfied.

$$T_z = T_1 + T_2 + T_z$$

Consequently, the applied gating sequence of sector I is depicted in Fig. 6.

Figure 6. Gating sequence for the switches.

Volt-second balance equations along $\alpha$-axis and $\beta$-axis are given as:

$$V_{ref} \times T_z \times \cos(\alpha) = \frac{2}{3} V_d \times T_1 + T_2 \times \cos\left(\frac{\pi}{3}\right)$$

(17)

$$V_{ref} \times T_z \times \sin(\alpha) = \frac{2}{3} V_d \times T_1 \times \sin\left(\frac{\pi}{3}\right)$$

(18)

Solving (17) and (18) gives dwell time for each vector as:

$$T_1 = m \times \frac{\sin\left(\frac{\pi}{3} - \alpha\right)}{\sin\left(\frac{\pi}{3}\right)} \times \frac{1}{f_s}$$

(19)

$$T_2 = m \times \frac{\sin(\alpha)}{\sin\left(\frac{\pi}{3}\right)} \times \frac{1}{f_s}$$

(20)

<table>
<thead>
<tr>
<th>Vector</th>
<th>Sector &amp; Vector Combination</th>
<th>Line to Line Voltage $V_{ab}$</th>
<th>$V_{bc}$</th>
<th>$V_{ca}$</th>
<th>State</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_0$ (000)</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Zero</td>
</tr>
<tr>
<td>$V_1$ (100)</td>
<td>I</td>
<td>$V_0$, $V_1$, $V_2$, $V_7$</td>
<td>$+V_d$</td>
<td>0</td>
<td>$-V_d$</td>
</tr>
<tr>
<td>$V_2$ (110)</td>
<td>II</td>
<td>$V_7$, $V_2$, $V_5$, $V_0$</td>
<td>0</td>
<td>$+V_d$</td>
<td>$-V_d$</td>
</tr>
<tr>
<td>$V_3$ (010)</td>
<td>III</td>
<td>$V_0$, $V_3$, $V_4$, $V_7$</td>
<td>$-V_d$</td>
<td>$+V_d$</td>
<td>0</td>
</tr>
<tr>
<td>$V_4$ (011)</td>
<td>IV</td>
<td>$V_7$, $V_4$, $V_5$, $V_0$</td>
<td>$-V_d$</td>
<td>0</td>
<td>$+V_d$</td>
</tr>
<tr>
<td>$V_5$ (001)</td>
<td>V</td>
<td>$V_0$, $V_5$, $V_6$, $V_7$</td>
<td>0</td>
<td>$-V_d$</td>
<td>$+V_d$</td>
</tr>
<tr>
<td>$V_6$ (101)</td>
<td>VI</td>
<td>$V_7$, $V_6$, $V_1$, $V_0$</td>
<td>$+V_d$</td>
<td>$-V_d$</td>
<td>0</td>
</tr>
<tr>
<td>$V_7$ (111)</td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Zero</td>
</tr>
</tbody>
</table>
$T_z = T_s - (T_1 + T_2)$  \hspace{1cm} (21)

where $m$ represents modulation index which is equal to $V_{in} / (2/3V_{dc})$ and $f_s = 1/T_s$ represents the switching frequency.

The specifications of the VSI used within SST are given in Table 3.

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Specifications</th>
</tr>
</thead>
<tbody>
<tr>
<td>dc- link</td>
<td>Input DC Voltage</td>
</tr>
<tr>
<td>dc- Capacitors</td>
<td>2-dc capacitors in series</td>
</tr>
<tr>
<td>$V_{out}$</td>
<td>Output Voltage</td>
</tr>
<tr>
<td>$f_{out}$</td>
<td>Output Frequency</td>
</tr>
</tbody>
</table>

Table 3. VSI Specifications for SST.

2.3. Ferrite Core High Frequency Transformer Design

The importance of ferrite materials is worth mentioning in modern power and industrial electronics application. Design constraints of ferrite materials and losses incorporated in soft magnetic materials due to high switching frequency are already discussed in literature [38], [39]. More elaborate models which discuss the modelling and dependence of ferrite losses at high flux densities and high frequencies are also discussed in [40].

The operation of ferrites at square waves with 50% duty cycle offer 0-15% smaller losses as compared to sinusoidal signals of same peak and frequency [41]-[44]. These properties and performance make ferrite materials suitable for many switching applications where square wave switching is desired without using any auxiliary filter circuits.

In this research work ferrite medium, operated at 50% duty cycle within DAB, is used not only to provide galvanic isolation but also to decrease voltage levels. ANSYS/Maxwell platform is chosen to design the high frequency ferrite core transformer. The specified design parameters of simulated Maxwell model, as shown in Fig. 7, are tabulated in Table 4.

![Figure 7](https://example.com/ferrite_core_transformer.png)

Figure 7. High frequency ferrite core transformer. (a) Primary and secondary coil. (b) Complete transformer model placed within air medium.

The parameters of high frequency transformer, simulated using ANSYS/Maxwell software, tabulated in Table IV, are used in MATLAB/Simulink to carry out the simulation of SST.
Table 4. Parameters of High Frequency Ferrite Transformer.

<table>
<thead>
<tr>
<th>Units</th>
<th>Quantity</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>3F3 Ferrite (MnZn), P-Type</td>
<td></td>
<td>9997 (nH/T²)</td>
</tr>
<tr>
<td>B</td>
<td>Magnetic flux density</td>
<td>3200 Gauss (core losses &lt; 100 mW/cm³)</td>
</tr>
<tr>
<td>WₐAₜ</td>
<td>Product of Core Area and Window Winding Area</td>
<td>1006.7857 cm²</td>
</tr>
<tr>
<td>Aₜ</td>
<td>Core Area</td>
<td>25cm²</td>
</tr>
<tr>
<td>Wₜ</td>
<td>Window Winding Area</td>
<td>40.271429 cm²</td>
</tr>
<tr>
<td>P₀</td>
<td>Power</td>
<td>200 kVA</td>
</tr>
<tr>
<td>F</td>
<td>Frequency</td>
<td>25 kHz</td>
</tr>
<tr>
<td>J</td>
<td>Current Density</td>
<td>3.5 A/mm²</td>
</tr>
<tr>
<td>K</td>
<td>Filling Factor</td>
<td>0.6</td>
</tr>
<tr>
<td>Vₚ</td>
<td>Primary Voltage</td>
<td>20 kV</td>
</tr>
<tr>
<td>Iₚ</td>
<td>Primary Current (with 5% increase in input power to cover losses)</td>
<td>10.5 A</td>
</tr>
<tr>
<td>Vₛ</td>
<td>Secondary Voltage</td>
<td>500 V</td>
</tr>
<tr>
<td>Iₛ</td>
<td>Secondary Current</td>
<td>400 A</td>
</tr>
<tr>
<td>Nₚ</td>
<td>Primary Turns</td>
<td>250 Turns</td>
</tr>
<tr>
<td>Nₛ</td>
<td>Secondary Turns</td>
<td>7 Turns</td>
</tr>
<tr>
<td>Rₚ</td>
<td>Primary Winding Resistance</td>
<td>0.299947 Ω</td>
</tr>
<tr>
<td>Lₚ</td>
<td>Primary Winding Inductance</td>
<td>26676.98 μH</td>
</tr>
<tr>
<td>Rₛ</td>
<td>Secondary Winding Resistance</td>
<td>0.34242 mΩ</td>
</tr>
<tr>
<td>Lₛ</td>
<td>Secondary Winding Inductance</td>
<td>400.904 μH</td>
</tr>
<tr>
<td>Aₚₑ</td>
<td>Primary Winding Wire Area (with skin effect compensation)</td>
<td>4.399 mm²</td>
</tr>
<tr>
<td>Aₛₑ</td>
<td>Secondary Winding Wire Area (with skin effect compensation)</td>
<td>122.23 mm²</td>
</tr>
</tbody>
</table>

3. Simulation Results

The SST-VSC incorporated within inner-outer control loops and voltage droop control maintains both active and reactive power requirements while the SST-VSI fulfills variable frequency control requirements at the consumer end. The SST-VSC connected with 11 kV grid, maintains dc-link V_{DC,mes} at 20 kV whose specifications are already given in Table I, while the SST-VSI, specifications given in Table 2, generates variable voltage and variable frequency at the load end.

Since the proposed circuit is symmetric, so the bidirectional power flow can be achieved just by changing the gate pulses only without any amendment in the circuit. To assess the flexibility and validity of the proposed circuit, simulations using MATLAB/Simulink environment are carried out for four different test cases: SST to deliver active power, SST as a variable frequency drive, bidirectional power flow interfacing RES, and SST as a power factor improvement (PFI) device.

3.1. Case 1: Active Power Flow

Simulation results are presented at various stages of the proposed SST based on multi-stage power switching converters after the transient period is elapsed. Three phase voltage and current at grid side are shown in Fig. 8. As can be observed from Fig. 9, SST input voltage (phase A) and current...
(phase A) at grid side remain in-phase even active power demand is varied from 0.0 p.u. to 1.0 p.u., thus delivering power at unity power factor. Results show that presented SST model draws balanced three phase current from the grid. Input current (phase A) has very less harmonic content (THD = 2.16%) as shown in Fig. 10. Same results are valid for other phases as well.

![SST Input Voltage V_{abc}](image)

**Figure 8.** (a) SST input voltage at grid side. (b) SST input current at grid side.

![SST Input Voltage Phase A](image)

**Figure 9.** Result displaying that phase A voltage and current are in phase with each other.

![FFT analysis](image)

**Figure 10.** (a) Phase A current drawn from utility (b) THD analysis of phase A current.
In dual active bridge (DAB) circuit, the full bridge square wave inverter cascaded at SST-VSC generates square wave voltage of 25 kHz for the high frequency transformer (HFT), which reduces voltage level. The other full bridge square wave converter used within DAB, rectifies the voltage at secondary side of HFT. The voltage and current response of the SST-VSC at dc-link $V_{DC,mes}$ side is given in Fig. 11. Voltage at primary and secondary side of HFT are shown in Fig. 12.

At the DAB end, dc-capacitor decreases the ripple content while the SST-VSI cascaded uses SVPWM pulses to generate three phase voltage with variable frequency and amplitude for the consumer end. When generated frequency is 50 Hz, the SST-VSI output L-N voltage before and after filter circuits are shown in Fig. 13.
Figure 10. (a) SST-VSI output voltage without filter. (b) Filtered SST output Voltage.

3.2. Case 2: SST as Variable Frequency Drive

When the operation of SST as VFD is evaluated for the case when SST delivers power to an induction motor with 1.0 p.u mechanical loading, the obtained results show satisfactory results. SST maintains unity power factor. The grid side current harmonic contents are within IEEE defined THD limits. With induction motor at rated loading, settling time of SST-VSC at dc-link increases by 0.15 s, as shown in Fig. 14. SST-VSC takes a little bit more (0.32 s) time to settle for the inductive load.

For the case when SST generates voltage signal of 50 Hz for the inductive load, it can be observed from Fig. 15 that SST input current and the voltage are in phase, thus ensuring unity power factor. For this case, filtered SST output voltage is show in Fig.16.

When SST generates 60 Hz voltage signal for the load, same parameters are evaluated, as in for previous case, and are displayed in Fig. 17. Similarly, a voltage signal of other frequencies can be generated using the proposed SST for the resistive as well as the inductive load.
FIGURE 15. Result displaying that phase A voltage and current are in phase.

FIGURE 16. SST 50 Hz filtered output voltage.

FIGURE 17. SST simulation results for 60 Hz output. (a) Phase A voltage and current in phase. (b) SST 60 Hz filtered output voltage.
3.3. Case 3: SST with a Renewable Interface

To cope with the increasing trend of using RESs, SST provides a very handy infrastructure. RES integrated with SST, as shown in Fig. 1, can be used solely to provide power to consumer, making SST working as stand-alone system. The proposed topology also makes bidirectional power flow possible just by changing the gate pulses of the SST-VSC to make it perform as SST-VSI. High frequency transformer, which in previous cases was used to reduce the voltage level, now in this scenario, is working as step up HFT. DAB, in this case, will maintain dc-link for the SST-VSC. The SST-VSC, now working as SST-VSI, uses SVPWM pulses to generate three phase voltage. In this scenario SST is working as grid-tied inverter, feeding power to the utility.

The RES block, represented in Fig. 1, would be any single RES or the hybrid-RES incorporating batteries as well. In this research work, only the design of controlled multi-input multi-output circuitry of SST is under investigation. So, no specific constraints regarding the RESs are taken into consideration.

When a constant dc source is used as RES, simulations show that SST provides power not only to consumer but also to the utility as well, as shown in Fig. 18. So, this architecture provided by SST would be a solution to all problems, that will be faced in the future when smart and super grids will be kicked in the power system.

![SST L-N Output Voltage at Consumer End](image1)

![SST L-L Output Voltage at Grid Side](image2)

**FIGURE 18.** SST simulation results when integrated with renewable energy resource (a) SST line to neutral voltage at consumer end. (b) SST line to line voltage at grid end.

3.4. Case 4: SST as a Power Factor Improvement Device

In the ICC of SST-VSC, quadrature component of current is maintained at zero using PI regulation, which forces SST not to draw reactive power from the grid, thus maintaining unity power factor at the grid side. When the q-component of current in ICC is maintained at any positive value, SST draws leading VAR from the grid, making SST as a PFI device, and at the same time maintaining its own feature of transformer.

When the current at grid side was set to 45° leading, simulation result shows that SST maintains its function of PFI device when it is delivering power to a 1 p.u. rated inductive load. As compared to the conventional transformers, this is remarkable achievement of the proposed SST design. Proposed circuit as a part of interconnected system has the ability to improve the overall power factor of the system while meeting the lagging reactive power requirement of the load. However, the current at the grid side increases as expected. Fig. 19 shows voltage and current of phase A at grid side, and filtered output voltage of the SST.

When SST as a PFI device is investigated by the pre-tuned PI controller parameters, simulation results show that SST-VSC takes more time (0.7 s) to settle its steady state value (see Fig. 20).
droot control at the outer layer of the SST-VSC can be re-tuned to reduce the settling time of the SST-VSC.

**FIGURE 19.** SST simulation results as PFI device (a) Input current leads input voltage. (b) SST filtered output voltage.

**FIGURE 20.** SST-VSC response working as PFI device with induction motor loading.

4. Conclusions

To replace conventional bulky transformers, reduced-size ‘isolated’ SST is proposed in this research. Either the source is single phase or three phase or dc source, proposed SST model can generate single phase or three phase or dc voltage for any type of resistive or inductive load. When interfaced with RES, symmetric configuration of SST makes it working as a stand-alone system at consumer end as well as grid-tied inverter at grid side. Simulation results are assessed for scenarios where SST acts as a variable frequency drive and as a power factor improvement device. In addition, when interfaced with RES, SST ensures bidirectional power flow as well. Simulation results validate the performance of the proposed SST for all the scenarios. Working of SST as VFD and PFI device with renewable interface makes it ideal for industrial applications where the proposed SST topology may eliminate the requirements of bulky conventional transformer especially for motor drive applications. This justifies the role of SST as VFD. The four quadrant operation of controlled switches with dc port within SST enables it to be integrated with micro/super grids. Proposed SST design has the ability to reject grid side disturbances, and regulate VAR at grid side and voltage levels for the...
consumer end. The presented topology of SST can easily support the wide range operation of distribution system. The future work would be development of hardware setup for the proposed SST topology, thus to check the validity of the proposed SST model on real time industrial applications. Apart from SST design, optimized integration of SST with hybrid-RES would be a design worth of importance.


**Funding:** This research received no external funding.

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**