

## Article

# Resonant Rectifier ICs for Piezoelectric Energy Harvesting Using Low-voltage Drop Diode Equivalents

Amad Ud Din, Seneke Chamith Chandrathna, and Jong-Wook Lee\*

Department of Electronics and Radio Engineering, Information and Communication System-on-chip (SoC) Research Center, Kyung Hee University, Yongin, 17104, Korea;

\*Correspondence: jwlee@khu.ac.kr; Tel.: +82-31-201-3730

**Abstract:** Herein, we present the design technique of a resonant rectifier for piezoelectric (PE) energy harvesting. We propose two diode equivalents to reduce the voltage drop in the rectifier operation, a minuscule-drop-diode equivalent (MDDE) and a low-drop-diode equivalent (LDDE). The diode equivalents are embedded in resonant rectifier integrated circuits (ICs), which use symmetric bias-flip to reduce the power wasted for charging and discharging the internal capacitance of a PE transducer. The self-startup function is supported by synchronously generating control pulses for the bias-flip from the PE transducer. Two resonant rectifier ICs, using both MDDE and LDDE, are fabricated in a 0.18  $\mu\text{m}$  CMOS process and their performances are characterized under external and self-power conditions. Under the external-power condition, the rectifier using LDDE delivers an output power  $P_{\text{OUT}}$  of 564  $\mu\text{W}$  and a rectifier output voltage  $V_{\text{RECT}}$  of 3.36 V with a power conversion efficiency (PCE) of 90.1%. Under self-power conditions, the rectifier using MDDE delivers a  $P_{\text{OUT}}$  of 288  $\mu\text{W}$  and a  $V_{\text{RECT}}$  of 2.4 V with a corresponding PCE of 74.6%. The result shows that the power extraction capability of the proposed rectifier is 5.9 and 3.0 times higher than that of a conventional full-bridge rectifier.

**Keywords:** AC-DC converters; energy harvesting; piezoelectric; rectifier


## 1. Introduction

There is increasing demand for autonomous sensing devices, deployed in various applications such as medical, healthcare, and environmental monitoring [1]. To enable uninterrupted data gathering from a large population of sensing devices, e.g., the Internet of Things (IoT), a long lifetime is critical. Although there are continued innovations in battery capacity, battery lifetime is still finite. To extend the lifetime of sensing devices, energy can be acquired from ambient sources. There exist various sources from which energy can be extracted, including thermal, solar, vibrations, and wind. Among those energy sources, vibrations can provide a relatively large amount of energy through highly efficient piezoelectric (PE) transducers.

The equivalent electrical model of a PE transducer is represented as a sinusoidal current source  $i_p(t) = I_p \sin(\omega_p t)$  in parallel with a capacitor  $C_p$  and a resistor  $R_p$ , where  $\omega_p = 2\pi f_p$  is the angular frequency. In general,  $R_p$  is very large during low-frequency transducer operation, and the open-circuit voltage can be expressed as  $V_p = I_p / \omega_p C_p$ . The output of a PE transducer is alternating current (AC), and thus needs conversion to direct current (DC). The commonly used AC-DC converters are full-bridge rectifiers (FBRs) and voltage doubler rectifiers (VDRs). Both FBR and VDR deliver a

similar maximum output power when ideal diodes are used [2]. The operation of an FBR is well understood, which provides current for every half-cycle only after charging  $C_p$  to  $\pm(V_{\text{RECT}} + 2V_D)$ . Here,  $V_{\text{RECT}}$  is rectified output voltage and  $V_D$  is diode voltage drop. The VDR provides current to the output only during the positive half-cycle. In the negative half-cycle, a diode in parallel with the PE transducer provides a path to discharge  $C_p$  to the ground. During the positive half-cycle,  $i_p$  only needs to charge  $C_p$  from  $-V_D$  to  $(V_{\text{RECT}} + V_D)$  before current can flow into the output.

In the AC-DC converter, a commonly used figure-of-merit is the power conversion efficiency (PCE), which is defined as the ratio of the extracted output power  $P_{\text{OUT}}$  to the theoretical maximum power  $P_{\text{OUT,max}}$  from the PE transducer. There are three reasons why the conventional approaches using FBR and VDR show poor PCE: 1) power is wasted to discharge  $C_p$  during the negative cycle, 2) power is wasted to charge  $C_p$  during the positive cycle, and 3) there is a voltage drop across the rectifying diodes.



**Figure 1.** Schematic of the rectifiers for piezoelectric energy harvesting utilizing (a) switch-only, (b) bias-flip using an inductor, (c) bias-flip using two switches and diodes with an inductor. Output load includes  $C_L$  and  $R_L$ .

Figure 1 shows several reported techniques for improving the PCE [2]-[6]. The switch-only rectifier is introduced to reduce the power wasted during the negative cycle of VDR. In this approach, a switch  $M_1$  is shunted across the PE transducer, as shown in Fig. 1(a). The purpose of this switch is to discharge  $C_p$  instantaneously when  $i_p$  crosses zero. Because the switch is on at the zero crossing, the initial voltage to charge  $C_p$  starts from 0 rather than  $-V_D$ . This modification reduces the wasted charge and increases the extracted power.

During the period when  $C_p$  is charged, however, there is still a large portion of  $i_p$  that is wasted. The highlighted portion of  $i_p$ , shown in Fig. 1(a), indicates the wasted portion of  $i_p$ , which is used to charge  $C_p$  from 0 to  $\pm(V_{\text{RECT}} + 2V_D)$ . To reduce the wasted charge, the work in [2] introduces a bias-flip technique, shown in Fig. 1(b). An inductor  $L_p$  is shunted across the PE transducer through the switches realized with  $M_2$  and  $M_3$ . When  $i_p$  crosses zero, the pulse signal  $V_{\text{SW}}$  turns on  $M_2$  and  $M_3$  briefly. At this time, the resonant loop formed by  $C_p$  and  $L_p$  flips the voltage,  $V_{\text{PN}} = V_P - V_N$  across the transducer. Then, the charging starts from the flip-voltage  $V_f$  rather than from 0 V. Because flipping reduces the charge wasted when  $i_p$  charges  $C_p$  from 0 to  $V_f$ , this technique increases the amount of power extracted. However, we note that there exists power loss from the voltage drop of the two

switches. To reduce the voltage drop, current paths for positive and negative cycles are split [4]-[6]. Sharing a single inductor  $L_P$  as shown in Fig. 1(c), this approach provides two branches for the bias-flip using two diodes and two shunt switches. The transducer voltage is flipped alternatively through two paths. Then, the voltage drop by the switch is reduced from two to one, reducing the resistance of the resonant loop. The drawback of this approach is that the two bias-flip voltages,  $V_{f1}$  and  $V_{f2}$  for positive and negative cycles respectively are different, i.e.  $V_{f1} \neq V_{f2}$ . This is because the impedance at  $V_P$  and  $V_N$  seen from the flipping path is different, and we observe asymmetric flipping in the waveform. The asymmetry results in fluctuation of the extracted power and increased output ripple.

The diode voltage drop  $V_D$  existing in the rectifier loop, is the third reason for the low PCE. The  $V_D$  drop can be reduced by adding a bias voltage between the gate and drain terminal of a transistor [7]. To generate the bias voltages for a multi-stage rectifier, an extra bias distributor is required, which increases circuit complexity and the losses associated with it. In [3], an active diode, based on an op-amp with a pre-set dc offset, is used to reduce  $V_D$  and the leakage current. Another method to reduce  $V_D$  is by using a comparator-controlled switch [8]. This approach requires approximately one threshold voltage  $V_{TH}$  plus two overdrive voltages to power up, limiting the input voltage for start-up to under 1.2 V using a 0.35  $\mu\text{m}$  CMOS process. Usually, the comparator is powered up from the output storage capacitor. If there is not enough voltage to power up, the comparator will not be readily activated.

Herein, we propose two resonant rectifiers using low-voltage drop diode equivalents to overcome the limitations that exist in previous studies. We propose two diode equivalents, a minuscule-drop-diode equivalent (MDDE) and a low-drop-diode equivalent (LDDE), which effectively reduce the  $V_D$  of the rectifying stage. The diode equivalents are efficiently combined with a symmetric and low-loss resonant loop to realize the bias-flip technique. Harnessing MDDE and LDDE, two resonant rectifier integrated circuits (ICs) having self-startup capability are designed. To improve the PCE under the self-power condition, the rectifier using MDDE includes synchronous bootstrap pulse generators (SBPGs). The SBPG provides boosted bias-flipping pulses that are synchronized with the frequency of the PE transducer. Two resonant rectifier ICs using both MDDE and LDDE, are fabricated in a 0.18  $\mu\text{m}$  CMOS process. The rectifier using LDDE shows measured  $P_{OUT}$  of 564  $\mu\text{W}$  and 261  $\mu\text{W}$  under external and self-power conditions, respectively. The corresponding PCE is 90.1 and 53.8%, respectively. The rectifier using MDDE shows enhanced PCE and  $P_{OUT}$  under the self-powered condition, and delivers a  $P_{OUT}$  of 441  $\mu\text{W}$  with a corresponding PCE of 70.4%. When delivering a  $P_{OUT}$  of 288  $\mu\text{W}$ , the rectifier achieves a peak PCE of 74.6%, which compares favorably with results in other published works.


## 2. Design

For an energy harvester, the capability for self-startup is one of the critical functions and several techniques have been reported [9]-[12]. In [9], the authors introduce a cold startup technique using a transformer. For high voltage boosting, this approach needs a transformer with large turn ratio, which can increase the overall size of the harvester. In [10], the authors propose a mechanical switch that provides an instant power jerk to kick start the harvester. In [11], the authors present a low-voltage startup technique using a  $V_{TH}$ -tuned oscillator and a capacitor pass-on technique. Although a low startup voltage of 95 mV is achieved, the drawback is that this approach requires external programming of a body voltage after fabrication. In [12], a charge pump with a switched body-

biasing technique is presented. Because the body terminal of a transistor is connected to a high voltage when it is turned off, the reverse leakage is effectively suppressed. In most of the previous works except [11], the self-startup function, which is vital to autonomous operation, is not supported. In this work, we embed a simple yet efficient approach for self-startup into the two resonant rectifiers.

### 2.1. Resonant Rectifier using LDDE


Figure 2(a) shows the block diagram of the resonant rectifier IC using LDDE. The rectifier consists of a three-stage voltage multiplier (VM), an oscillator (OSC), a bootstrap pulse generator (BPG), a symmetric bias-flip circuit, and a full-bridge rectifying stage. The BPG provides the bootstrapped pulse signals  $V_{SW1}$  and  $V_{SW2}$  for the bias-flip circuit. The clock (CLK) signal for the BPG is generated by the OSC with a frequency that can be tuned using a ring oscillator. The supply voltage of the OSC is driven by the output  $V_{VM}$  of voltage multiplier shown in Fig. 2(b). For efficient operation, the VM uses Schottky diodes ( $D_{V1} - D_{V6}$ ) realized in a standard CMOS process, which shows a low  $V_D$  of 160 mV at 1  $\mu$ A [13]. Because the VM and OSC are powered from the PE transducer, the rectifier provides the self-startup function.



**Figure 2.** (a) Block diagram of the proposed resonant rectifier IC using LDDE, (b) voltage multiplier, (c) bootstrap pulse generator, (d) symmetric bias-flip circuit and rectifying stage using LDDEs.

Figure 2(c) shows the schematic of the BPG which generates  $V_{SW1}$  and  $V_{SW2}$ . The amplitudes of these signals are increased to almost  $2V_{VM}$ , which provide the high overdrive voltage needed to fully turn on the switches in the bias-flip circuit, shown in Fig. 2(d). The bias-flip circuit consists of Schottky diodes ( $D_{G1}, D_{G2}$ ), inductors ( $L_{G1}, L_{G2}$ ), and transmission (T)-gate transistors ( $T_{G1}, T_{G2}$ ). The T-gate is used to reduce the on-resistance of the switch [14]. The size of NMOS and PMOS transistors in the T-gate are  $W/L = 1000 \mu\text{m}/0.2 \mu\text{m}$  and  $2000 \mu\text{m}/0.18 \mu\text{m}$ , respectively, with values optimized by using a circuit simulator. When  $i_p$  crosses zero, the bias-flip circuit changes the polarity of  $V_{PN}$  using two separate paths. The positive cycle uses the path formed by  $T_{G1}, L_{G1}$ , and  $D_{G1}$ , while the path formed by  $T_{G2}, L_{G2}$ , and  $D_{G2}$  is used in the negative cycle. We note that the proposed bias-flip circuit provides symmetric resonant loops, which allow a constant amount of energy to be extracted during both cycles.

Figure 3 shows a detailed schematic of the rectifying stage using four LDDEs. The LDDE<sub>1,3</sub> are NMOS-based LDDEs and the LDDE<sub>2,4</sub> are PMOS-based LDDEs. When  $V_P > V_N$ , LDDE<sub>1</sub> and LDDE<sub>4</sub> conduct and form a closed loop. The LDDE<sub>4</sub> consists of a main transmission transistor MP<sub>1</sub> and control circuit (MP<sub>2</sub>, MN<sub>1</sub>, and MN<sub>2</sub>). The LDDE<sub>1</sub> consists of the main transistor MN<sub>3</sub> and control circuit (MN<sub>4</sub>, MP<sub>3</sub>, and MP<sub>4</sub>). In a previous work [15], the control circuit for the LDDE is implemented using discrete bipolar junction transistors (BJTs). In this work, we remove the base current of the BJT using metal-oxide field effect transistors (MOSFETs) realized in IC technology. A voltage polarity sense circuit is formed by the diodes D<sub>S1</sub> – D<sub>S4</sub> and C<sub>S</sub>. The circuit detects the positive ( $V_P > V_N$ ) and negative ( $V_P < V_N$ ) cycles using four terminal voltages,  $V_{R1}$ ,  $V_{R2}$ ,  $V_{C1}$ , and  $V_{C2}$ . Using the four voltages, the sense circuit controls the conduction of the main transistor while blocking reverse leakage current. The voltage at nodes  $V_{C1}$  and  $V_{C2}$  controls the conduction of LDDE<sub>1</sub> and LDDE<sub>4</sub> in the positive cycle (LDDE<sub>2</sub> and LDDE<sub>3</sub> in the negative cycle), respectively. The voltage at nodes  $V_{R1}$  and  $V_{R2}$  blocks reverse conduction of LDDE<sub>4</sub> and LDDE<sub>1</sub> in the negative cycle (LDDE<sub>3</sub> and LDDE<sub>2</sub> in the positive cycle), respectively.



**Figure 3.** (a) Schematic of the rectifier loop using LDDEs, (b) Four operation states described using LDDE<sub>4</sub>.

The operation of the LDDE is described using four states, shown in Fig. 3(b). When  $i_p$  crosses zero from negative to positive, D<sub>S2</sub> and D<sub>S4</sub> are forward biased forming the conducting path D<sub>S2</sub> – C<sub>S</sub> – D<sub>S4</sub>. The terminal voltages detected by the sense circuit satisfy the condition  $(V_{C1} = V_P) > (V_{R2} = V_P - V_{D1}) > (V_{R1} = V_N + V_{D1}) > (V_{C2} = V_N)$ , where  $V_{D1}$  is the forward voltage drop of a diode in the sense circuit. We consider four operation states for LDDE<sub>4</sub> as follows.

- 1) State-1: In the positive cycle when  $V_P > V_N$ , we have the condition of  $(V_P = V_{C1}) > (V_{C2} = V_N)$ . Terminal  $V_{C2}$  is connected to the negative terminal  $V_N$  of the PE transducer through MN<sub>2</sub>. Then MP<sub>2</sub> turns on and it subsequently turns on MN<sub>2</sub> as well. The C<sub>SG</sub> of MP<sub>1</sub> is charged by  $V_{PN}$ .
- 2) State-2: The source and gate terminals of MP<sub>1</sub> are approximately  $V_P$  and  $V_N + V_{DS,MN2}$ , respectively. Here,  $V_{DS,MN2}$  is the drain-source voltage of MN<sub>2</sub>. The voltage at node  $V_P$  keeps increasing. Then, MP<sub>1</sub> begins conducting when  $V_{SG} > |V_{TH}|$ . The voltage across C<sub>SG</sub> of MP<sub>1</sub> keeps increasing and



MP<sub>1</sub> enters the triode from the saturation mode. Using the rectifier operation,  $V_{RECT}$  increases. Then, the condition  $(V_{PN} - V_{DS,MN2} - |V_{TH}|) > (V_P - V_{RECT})$  allows MP<sub>1</sub> to enter the triode mode, which can be written as  $V_{RECT} > (V_N + |V_{TH}| + V_{DS,MN2})$ .

- 3) State-3: When the  $V_{SD}$  of MP<sub>1</sub> decreases by increasing  $V_{RECT}$ , it turns off MP<sub>2</sub>. When MP<sub>2</sub> is off,  $C_{SG}$  of MP<sub>1</sub> stops charging and it maintains the  $V_{SG}$  of MP<sub>1</sub>. This allows the MP<sub>1</sub> to continue conducting in the triode mode. When MP<sub>2</sub> is off, the gate of MN<sub>2</sub> has no path to conduct, and therefore MN<sub>2</sub> is kept on. This state is different from the BJT version of the LDDE [15]; the base current of a BJT provides a path to discharge while the MOSFET MN<sub>2</sub> is kept on.
- 4) State-4: When  $i_p$  changes direction ( $V_P < V_N$ ), the current direction in the sense circuit is reversed. Then, the terminal voltages detected by the sense circuit satisfy the condition  $(V_{C2} = V_N) > (V_{R1} = V_N - V_{D1}) > (V_{R2} = V_P + V_{D1}) > (V_{C1} = V_P)$ . This condition turns on MN<sub>1</sub>. By discharging the  $C_{GD}$  of MP<sub>1</sub>, MN<sub>1</sub> subsequently turns off MP<sub>1</sub> to prevent reverse leakage. Because  $V_{C2}$  is positive and increasing, MN<sub>2</sub> is turned off, which prevents the discharging of  $V_{RECT}$  through MN<sub>1</sub>.

In the case of  $V_P < V_N$ , LDDE<sub>2</sub> and LDDE<sub>3</sub> conduct. During the zero-crossing of  $i_p$  from positive to negative, D<sub>S1</sub> and D<sub>S3</sub> are forward biased, forming the conduction path D<sub>S3</sub>–C<sub>S</sub>–D<sub>S1</sub>. The operation of LDDE<sub>2</sub> and LDDE<sub>3</sub> follow four states in a manner similar to that described above.


## 2.2. Resonant Rectifier using MDDE

The maximum power is extracted when bias-flipping occurs at the input frequency  $f_p$  of the PE transducer [2],[5]. This frequency synchronization with the PE transducer is addressed in [2]. However, this work uses a rather complicated programmable delay line that is not compatible with the self-startup function. The issue of frequency synchronization in the self-power condition is considered in the design of the rectifier using MDDE.

Figure 4(a) shows the block diagram of the resonant rectifier using MDDE. The rectifier IC includes two synchronous bootstrap pulse generators (SBPGs), dual voltage doublers, a symmetric bias-flip circuit, and a rectifying stage using MDDE. Instead of using VM and OSC for frequency generation, the pulse signals  $V_{SW1}$  and  $V_{SW2}$  for the bias-flip circuit are directly derived from the PE transducer. For efficient bias-flipping, the  $V_{SW1}$  and  $V_{SW2}$  are bootstrapped by the SBPG, which is driven by the output  $V_{DBL}$  from a voltage doubler. The dual voltage doublers are realized using the Schottky diodes D<sub>D1</sub>–D<sub>D4</sub>. Without an external power supply, the SBPG and doublers are driven by the PE transducer, realizing the self-startup function.

Figure 4(b) shows a schematic of the SBPG. The two SBPGs operate in a complementary manner, generating two opposite phase pulse signals,  $V_{SW1}$  and  $V_{SW2}$ . In the SBPG,  $V_P$  is compared with  $V_N$  and the output of the comparator  $C_{MP1,2}$  drives the BPG. In this way, the voltages  $V_{SW1}$  and  $V_{SW2}$  for the bias-flip circuit are generated in sync with the  $f_p$  of the PE transducer. The comparator  $C_{MP1,2}$  is realized using a differential amplifier with a latched load for increased gain. It achieves an open-loop gain of 35 dB by consuming 770 nA. Two diodes, D<sub>C1</sub> and D<sub>C2</sub>, are used to prevent reverse leakage current. By the BPG, the amplitudes of  $V_{SW1}$  and  $V_{SW2}$  are increased by about twice that of  $V_{DBL}$ , which effectively flips the voltage across the nodes  $V_P$  and  $V_N$ . To compensate the time delay between  $V_{SW1,2}$  and  $V_{PN}$ , a delay line consisting of  $R_{DL}$  and  $C_{DL}$  is added. This allows fine tuning of the delay, which aligns the pulses  $V_{SW1}$  and  $V_{SW2}$  with the zero crossing of  $I_p$ . Because of the power constraint for self-startup, the values of  $R_{DL}$  and  $C_{DL}$ , which depend on transducer parameters ( $R_L$ ,  $I_p$ , and  $f_p$ ), are externally controlled (Table 1). Figure 4(c) shows the schematic of the bias-flip circuit and the

rectifying stage using the MDDEs. To control the path for bias-flip, the Schottky diodes  $D_{G3}$  and  $D_{G4}$  are used. Using a single inductor  $L_{G3}$ , two separate and symmetric paths are created for the positive (a path along  $T_{G4}$ ,  $L_{G3}$ , and  $D_{G3}$ ) and negative (a path along  $T_{G3}$ ,  $L_{G3}$ , and  $D_{G4}$ ) cycles.




**Figure 4.** (a) Block diagram of the proposed resonant rectifier IC using MDDE, (b) synchronous bootstrap pulse generator, (c) bias-flip circuit and rectifying stage using MDDE.

**Table 1.** Values of the delay line depending on  $R_L$ ,  $I_P$ , and  $f_P$ .

$f_P$ (Hz)	200			300			400		
$R_L$ (K $\Omega$ )	100	50	20	100	50	20	100	50	20
$R_{DL}$ (M $\Omega$ ) / $C_{DL}$ (nF)									
$I_P$ ( $\mu$ A)	200	8/1	8/1	10/1	8/1	8/1	8/1	8/1	8/1
	300	10/1	14/1	12/1	8/1	4/1.5	4/1.5	5/0.5	5/0.5
	400	10/1	14/1	14/1	8/1	8/1	5/1	8/0.5	8/0.5
	600	16/1	16/1	14/1	8/1.5	8/1.5	7/1.5	8/1	8/1


Figure 5 shows the operation of the rectifying stage using MDDEs. The bridge-type stage consists of two PMOS and NMOS-based MDDEs. MDDE<sub>2,4</sub> are PMOS-based MDDEs, where TP<sub>2</sub> and TP<sub>4</sub> are the main transmission transistors. MDDE<sub>1,3</sub> are NMOS-based MDDEs, where TN<sub>1</sub> and TN<sub>3</sub> are the main transistors. The control circuit, which consists of a diode and a transistor in each MDDE, reduces the  $V_D$  of the main transistor via the deep-triode mode while blocking the reverse leakage current.

In the positive cycle ( $V_P > V_N$ ), MDDE<sub>2</sub> and MDDE<sub>3</sub> close the loop, as shown in Fig. 5(a). The diode  $D_2$  is forward biased, which turns on N<sub>2</sub>. At this time, the gate of TP<sub>2</sub> is connected to  $V_N$  through N<sub>2</sub>, which turns on TP<sub>2</sub>. Because  $V_N$  is negative, it also turns on P<sub>3</sub> and D<sub>3</sub>. The  $V_{SG}$  of TP<sub>2</sub> is determined by the voltage at the gate ( $V_N + V_{DS,N2}$ ) and source ( $V_{RECT}$ ). With the condition  $(V_{RECT} - V_N - V_{DS,N2}) > |V_{TH}|$ , TP<sub>2</sub> is turned on. The  $V_{GS}$  of TN<sub>3</sub> is determined by the voltage at the gate ( $V_P - V_{SD,P3}$ ) and source ( $V_{RECT} - V_{D,RL}$ ), where  $V_{SD,P3}$  and  $V_{D,RL}$  are the source-drain voltage of P<sub>3</sub> and the voltage drop across  $R_L$ , respectively. With the condition  $(V_P - V_{SD,P3} - V_{RECT} + V_{D,RL}) > V_{TH}$ , the TN<sub>3</sub> connects between  $V_N$  and  $V_{RECT}$ , closing the loop.



**Figure 5.** Schematic of the rectifier loop using MDDE and operation during (a) positive and (b) negative cycles.

Next, we find the condition for TP<sub>2</sub> and TN<sub>3</sub> to operate in triode mode. In TP<sub>2</sub>, we observe that the source-drain voltage is  $V_{RECT} - V_P$  and the source-gate voltage is  $V_{RECT} - (V_N + V_{DS, N2})$ . Therefore, the condition  $V_{PN} \gg (|V_{TH}| + V_{DS, N2})$  allows deep-triode operation of TP<sub>2</sub>. For TN<sub>3</sub>, we observe that the drain-source voltage is  $V_N - (V_{RECT} - V_{D, RL})$  and the gate-source voltage is  $(V_P - V_{SD, P3}) - (V_{RECT} - V_{D, RL})$ . Then, the condition  $V_{PN} \gg (V_{TH} + V_{SD, P3})$  allows deep-triode mode operation for TN<sub>2</sub>. In the negative cycle ( $V_P < V_N$ ), D<sub>2</sub> and D<sub>3</sub> are reverse biased, and the voltage at the source terminal of N<sub>2</sub> is  $V_N > 0$  (for P<sub>3</sub>, it is  $V_P < 0$ ). Therefore, both N<sub>2</sub> and P<sub>3</sub> are kept off and the reverse leakage through TP<sub>2</sub> and TN<sub>3</sub> is blocked. The operation of MDDE<sub>1</sub> and MDDE<sub>4</sub> in the negative cycle ( $V_P < V_N$ ) can be similarly described, as shown in Fig. 5(b).



**Figure 6.** Comparison of the diode voltage drops as a function of  $I_P$  for different loads.

Figure 6 shows the comparison of  $V_D$  of the LDDE and MDDE as a function of  $I_P$ . The two  $R_L$  values and the size of the main transistor are chosen to match the result in [15]. Because the control circuit does not fully turn on with small  $I_P$  values, the results show that the  $V_D$  of both diode equivalents increases in the small  $I_P$  range from 20 to 40  $\mu A$ . When  $I_P$  increases above 60  $\mu A$ ,  $V_D$  increases with  $I_P$ . The LDDE has only a narrow optimum window in the  $I_P$  range from 30 to 40  $\mu A$ . In the case of MDDE, the  $V_D$  is below 50 mV in the wide  $I_P$  range from 30 to 60  $\mu A$ . The result shows that the MDDE shows an overall smaller  $V_D$  than that of the LDDE over a broad range of  $I_P$ . The LDDE use three extra transistors to control the on-resistance of the main conducting transistor. In the case of the MDDE, the control is achieved using a transistor and a diode, which makes it simple, with a low loss.



### 2.3. Loss Calculation

Figure 7 shows the key waveforms of the resonant rectifier. When the PE element starts providing  $i_p$ , the rectifier enters a startup state. In this state, the BPG starts generating  $V_{SW1}$  and  $V_{SW2}$ , which have amplitudes that increase with  $V_{PN}$ . A steady-state is assumed after  $t_1$ . Just before time  $t_1$ ,  $C_p$  is pre-charged to  $-(V_{RECT} + 2V_D)$ . At time  $t_1$ ,  $i_p$  changes direction and the bias-flip operation allows the charging of  $C_p$  from  $V_f$  to  $(V_{RECT} + 2V_D)$  until  $t_2$ . During this period, the output current  $i_o$  starts flowing to the load. In the negative cycle,  $C_p$  is discharged from  $-V_f$  to  $-(V_{RECT} + 2V_D)$ . The effectiveness of bias-flip is usually expressed using a flipping efficiency  $\eta_f$ , defined as

$$\eta_f = \frac{V_f + V_{RECT}}{2V_{RECT}}. \quad (1)$$

The amount of charge  $Q_{Cp}$  lost due to charging  $C_p$  during time interval  $[t_1, t_2]$  can be expressed as

$$Q_{Cp} = [V_{RECT} + 2V_D - V_f]C_p = [V_{RECT} + 2V_D - V_{RECT}(2\eta_f - 1)]C_p. \quad (2)$$

Next, we consider the charge lost across  $R_p$  in the time interval  $[t_1, t_\pi]$ . Because  $V_{PN}$  varies during the time interval, we consider two cases of charge losses,  $Q_{Rp1}$  during  $[t_1, t_2]$  and  $Q_{Rp2}$  during  $[t_2, t_\pi]$ , given by

$$Q_{Rp} = Q_{Rp1} + Q_{Rp2} = \int_{t_1}^{t_2} \frac{V_{PN}(t)}{R_p} dt + \int_{t_2}^{t_\pi} \frac{V_{PN}(t)}{R_p} dt. \quad (3)$$

During the time interval  $[t_1, t_2]$ ,  $V_f$  is inverted via a bias-flip. In this period,  $V_{PN}(t)$  can be obtained by integrating  $i_p(t)$  as

$$V_{PN}(t) = \frac{1}{C_p} \int_{t_1}^t I_p \sin \omega t dt - V_f(t_1) = \frac{I_p}{\omega C_p} (\cos \omega t_1 - \cos \omega t) - V_f(t_1). \quad (4)$$

Applying the boundary conditions  $V_f = V_{RECT}(2\eta_f - 1)$  and  $\omega t_1 \equiv 0$ , (4) can be expressed as

$$V_{PN}(t) = V_p (1 - \cos \omega t) - V_{RECT}(2\eta_f - 1), \quad (5)$$

where  $V_p = I_p / (\omega_p C_p)$  is the open-circuit voltage. Using (5),  $Q_{Rp1}$  is obtained as

$$Q_{Rp1} = \int_{t_1}^{t_2} \frac{V_p (1 - \cos \omega t) - V_{RECT}(2\eta_f - 1)}{R_p} dt \equiv \frac{V_p}{\omega R_p} (\omega t_2 - \sin \omega t_2) - \frac{V_{RECT}}{\omega R_p} (2\eta_f - 1) \omega t_2. \quad (6)$$

To find  $Q_{Rp2}$  during the time interval  $[t_2, t_\pi]$ , we need the value of  $\omega t_2$  and thus use the following relationship:

$$I_p \sin \omega t = C_p \frac{dV_p}{dt} = \omega C_p \frac{dV_p}{d\omega t}. \quad (7)$$

Integrating (7) over the time interval  $[t_1, t_2]$  when bias-flipping is performed, we obtain

$$V_p (-\cos \omega t_2 + \cos \omega t_1) = V_p(t_2) - V_p(t_1). \quad (8)$$

The values of  $V_p$  can be obtained from the waveform, which are  $V_p(t_1) = V_f$  and  $V_p(t_2) = (V_{RECT} + 2V_D)$ . Then, (8) can be written as

$$t_2 = \frac{1}{\omega} \cos^{-1} \left( \frac{V_p - 2V_{RECT} - 2V_D + V_{RECT} 2\eta_f}{V_p} \right). \quad (9)$$

Using (9),  $Q_{Rp2}$  is obtained as

$$Q_{Rp2} = \frac{(V_{RECT} + 2V_D)}{R_p} (t_\pi - t_2), \quad (10)$$

where  $t_\pi = \pi / \omega$ .




Figure 7. Key waveforms of the resonant rectifier.

The total charge produced by the PE transducer in every cycle is given by

$$Q_{total} = 2I_p / \omega = 2C_p V_p. \quad (11)$$

The theoretical maximum power  $P_{OUT,max}$  from the PE transducer for every cycle is obtained by taking the available charge (11) minus the various loss terms given by (2), (6), and (10):

$$\begin{aligned} P_{OUT,max} &= 2f_p V_{RECT} (Q_{total} - Q_{Cp} - Q_{Rp1} - Q_{Rp2}) \\ &= 2f_p V_{RECT} \{ [2V_p C_p - [V_{RECT} + 2V_D - V_{RECT} (2\eta_f - 1)] C_p - [\frac{V_p}{\omega R_p} (\omega t_2 - \sin \omega t_2) - \frac{V_{RECT}}{\omega R_p} \cdot (12) \\ &\quad (2\eta_f - 1) \omega t_2] - [\frac{V_{RECT} + 2V_D}{R_p} (t_\pi - t_2)] \} \end{aligned}$$

Using the definition of the PCE as the ratio of the extracted output power to the theoretical maximum power, we obtain

$$PCE = \frac{P_{OUT}}{P_{OUT,max}}. \quad (13)$$

### 3. Measured Results

The proposed rectifiers are fabricated in a 1-poly 6-metal 0.18  $\mu\text{m}$  CMOS process with a top 2  $\mu\text{m}$  thick metal option. Figure 8 shows the chip microphotographs. The size of the rectifiers using LDDE and MDDE are  $0.26 \times 0.19 \text{ mm}^2$  and  $0.51 \times 0.46 \text{ mm}^2$ , respectively. Figure 9 shows the experimental setup to characterize the rectifier using the PE transducer. The bimorph of the transducer has a thickness, a length, and a width of 0.33, 75, and 20 mm, respectively [16]. Each layer consists of a stainless steel (SUS) plate, a piezo ceramic, and an Ag electrode. The PE transducer is mounted on a vibrating motor for mechanical excitement [17]. Two wires attached to both sides of the transducer are interfaced with a test board containing the rectifiers. Table 2 shows the parameters used for the experiment. The value of the inductor for bias-flip is selected considering the trade-off between size

and the Q-factor. The maximum current available from the transducer is 600  $\mu$ A, which corresponds to  $V_p = 4.34$  V at 200 Hz.




Figure 8. Chip micrograph of the resonant rectifier ICs using (a) LDDE, (b) MDDE.




Table 2. Parameters for the experiment.

Parameters	Value
$f_p$	200 Hz
$C_p$	110 nF
$R_p$	1 M $\Omega$
$L_{G1}, L_{G2}, L_{G3}$	1000 $\mu$ H
$C_L$	1 $\mu$ F
$R_L$	10 – 200 K $\Omega$

Figure 9. Experimental setup.




Figure 10. Measured waveforms of the resonant rectifier using LDDE.

Figure 10 shows the measured result of the rectifier using LDDE. It shows the input voltage  $V_{PN}$ , bootstrap pulse signals  $V_{SW1}$  and  $V_{SW2}$ , and the output  $V_{RECT}$ . The transient during self-startup is shown in the inset. When  $V_{PN}$  is increased, the BPG starts generating  $V_{SW1}$  and  $V_{SW2}$ . Then,  $V_{RECT}$  starts increasing and the steady-state condition is reached at about 20 sec. After this time,  $V_{SW1}$  and  $V_{SW2}$  reach a value about twice that of the multiplier output and fully turn on the bias-flip circuit.

Figure 11 shows the measured and calculated  $P_{OUT}$  versus  $V_{RECT}$ . We characterize the rectifier under external and self-power conditions. When it is externally powered, the VM provides power for the BPG to generate  $V_{SW1}$  and  $V_{SW2}$ . The CLK frequency is adjusted to match that of the PE transducer. The  $V_{RECT}$  is measured with  $I_p = 600$   $\mu$ A. Because  $V_{RECT}$  depends on  $R_L$ , it is varied from 10 to 200 k $\Omega$ ,

searching for an optimum value. When  $V_{RECT}$  reaches 3.36 V, the measured peak  $P_{OUT}$  of 564  $\mu$ W is achieved with an  $R_L$  of 20 k $\Omega$ . The  $P_{OUT,max}$  obtained using (12) is 626  $\mu$ W, which corresponds to a PCE of 90.1%. Using the measured  $V_f$  of 1.53 V in (1), a flipping efficiency  $\eta_f$  of 72.8% is achieved. Under the same PE input condition and with  $V_D = 0.7$  V, the maximum power that can be obtained using FBR [2] is 190  $\mu$ W. The results show that the rectifier using LDDE delivers 3 times higher  $P_{OUT}$  than that of FBR. Under the self-power condition, a resistive voltage divider is placed at the output of VM. The role of the divider is controlling the supply voltage of OSC so that the CLK frequency is as closely matched as that of the PE transducer. The results show a  $P_{OUT}$  of 261  $\mu$ W with a  $V_{RECT}$  of 2.8 V, which corresponds to a PCE of 53.8%.





Figure 11. Output power versus output voltage of the resonant rectifier using LDDE.

Figure 12 shows the measured waveform of the rectifier using MDDE. The result shows the initial transient waveform during self-startup. When  $V_{PN}$  starts increasing, the SBPG generates pulses for the bias-flip. After the steady-state condition is reached at about 2 sec,  $V_{PN}$  flips abruptly. Figure 13 shows a comparison of the measured and calculated  $P_{OUT}$  versus  $V_{RECT}$  for two cases:  $I_P = 600$   $\mu$ A and 400  $\mu$ A. The rectifier is characterized by varying  $R_L$  from 10 to 200 k $\Omega$  to find an optimum condition. Using  $I_P = 400$   $\mu$ A, a peak  $P_{OUT}$  of 288  $\mu$ W and a  $V_{RECT}$  of 2.4 V are extracted with an  $R_L$  of 20 k $\Omega$ . The  $P_{OUT,max}$  calculated using (12) is 386  $\mu$ W, which corresponds to a PCE of 74.6%. Under the same conditions, the maximum power that can be obtained using FBR is 48.8  $\mu$ W. The results show that the rectifier using MDDE delivers a 5.9 times higher  $P_{OUT}$  than that of FBR. Using  $I_P = 600$   $\mu$ A, a  $P_{OUT}$  of 441  $\mu$ W is extracted with a  $V_{RECT}$  of 2.1 V using an  $R_L$  of 10 k $\Omega$ . The  $P_{OUT,max}$  calculated using (12) is 626  $\mu$ W, resulting in a PCE of 70.4%.




**Figure 12.** Measured waveforms of the resonant rectifier using MDDE.**Figure 13.** Output power versus output voltage of the resonant rectifier using MDDE for two  $I_p$  values.

Table 3 shows a performance comparison with previous works. The work in [2] presents a resonant rectifier using the bias-flip technique. The bias-flip timing is controlled by a digital inverter delay line that can be programmed externally. Although the adjustable delay control provides flexibility to accommodate various PE transducers, self-startup is not supported. Further, the PCE of 58% is rather low, which can be attributed to the voltage drop in bias-flip switches and rectifying stages. In [4], a passive differentiator is used to detect the  $i_p$  polarity change. In this work, two separate paths are used to reduce the voltage drop for bias-flip. A relatively high  $P_{OUT}$  of 1230  $\mu$ W and 636  $\mu$ W is extracted under external and self-power conditions, respectively. This work is realized using discrete components and the PCE is not available. In addition, the comparator used in this work needs both positive and negative voltage supplies to powerup, which complicates the power supply design. The work in [6] proposes a parallel synchronized switch harvesting on inductor (P-SSHI) technique. This approach is simple and efficient, allowing self-power operation. However, the measured  $P_{OUT}$  is only 48  $\mu$ W with an estimated PCE of 58%. The work in [18] presents a series synchronized switch harvesting on inductor (S-SSHI) technique, which is applied to the conventional FBR. It shows a good PCE of 89.5%. However, the results in [3] and [18] are obtained using an equivalent model of the PE transducer, therefore, its performance in a real environment is unknown. The results in [4],[6],[19] are based on discrete realization, which shows a high power [4] and a high PCE [19]. However, discrete realization may not be suitable for mass production to accommodate a large number of sensors such as IoT.

In the proposed rectifier using LDDE, we achieve a peak PCE of 90.1% under the external-power condition. The result is one of the highest values reported. Under the self-power condition, the rectifier using MDDE delivers a  $P_{OUT}$  of 288  $\mu$ W and a  $V_{RECT}$  of 2.4 V. This corresponds to a PCE of 74.6%. Although this PCE is lower than the results of [19], the extracted  $P_{OUT}$  exceeds most of the results realized using IC technology. Furthermore, a  $P_{OUT}$  of 441  $\mu$ W is extracted using  $I_p = 600 \mu$ A, demonstrating the high power extraction capability of the proposed work. The results indicate the improvement is achieved using both frequency synchronization and a low  $V_D$  of MDDE.

**Table 3.** Performance comparison with previous works.

	This work		[2]	[3]	[4]		[6]	[18]	[19]
	Rectifier (MDDE)	Rectifier (LDDE)							
Tech.	0.18 $\mu\text{m}$		0.35 $\mu\text{m}$	0.18 $\mu\text{m}$	Discrete		Discrete	0.18 $\mu\text{m}$	Discrete
Type	Bias-flip / diode equivalent		Bias-flip	Active FBR	P-SSHI		P-SSHI	S-SSHI	Switch-only
$V_P$ (V)	2.89	4.34	2.8	2.8	20		2.4	2.2	1.7
$f_0$ (Hz)	200		225	200	185		225	200	246
PE transducer	Thrive K7520BP2		V22B Mide	Circuit model	RBL1-006 Piezo sys.		V22B Mide	Circuit model	V21B Mide
Self-power	Y	N	N	N	N	Y	Y	Y	Y
$V_{\text{RECT}}$ (V)	2.4	3.36	3.2	2.78	3.75	1.81	2.6	3.6	1.5
$P_{\text{OUT}}$ ( $\mu\text{W}$ )	288	564	53	81	1230	636	48	74	156
PCE (%)	74.6	90.1	58.0	90.0	-	-	58.0*	89.5	91.2
Compared with a FBR	$\times 5.9$	$\times 3.0$	$\times 4.0$	$\times 3.4$	$\times 2.3$	$\times 1.2$	$\times 5.8$	$\times 3.3$	$\times 3.9$

\* Using a flipping efficiency of 0.7 read from the measured data.

#### 4. Conclusions

In this work, we presented an efficient rectifier design technique for PE energy harvesting. To reduce the voltage drop in the rectifier, two diode equivalents are proposed. The diode equivalents are successfully embedded in two resonant rectifier ICs using the symmetric bias-flip technique. In addition, time synchronization of the bias-flip with the PE transducer is studied. Further, we propose a self-power boosted pulse generator that synchronously detects the zero crossing transition of the PE transducer. The measured results show that the proposed rectifiers significantly increase the extracted power and efficiency. The rectifier using LDDE delivers a  $P_{\text{OUT}}$  of 564  $\mu\text{W}$  with a corresponding PCE of 90.1%. The rectifier using MDDE delivers a  $P_{\text{OUT}}$  of 441  $\mu\text{W}$  with a corresponding PCE of 70.4%. When generating a  $P_{\text{OUT}}$  of 288  $\mu\text{W}$ , a peak PCE of 74.6% is achieved. Compared to conventional FBR, these results show that the rectifier using MDDE and LDDE achieves a power extraction capability enhanced by respective factors of 5.9 and 3.0 times. The results indicate that improvement is achieved with the proposed techniques, which include frequency synchronization and new diode equivalents. This result can play a valuable role in various sensing applications that demand energy harvesting to obtain auxiliary power for extended battery lifetime.

**Acknowledgments:** This research was supported by the Basic Science Research Program through the National Research Foundation (NRF) of Korea (No. 2015R1A2A2A03004160).

**Author Contributions:** Amad Ud Din designed the resonant rectifiers and setup, performed the experimental work, and wrote the manuscript. S. C. Chandrathna supplied input to the rectifier operation and performed simulations. J.-W. Lee conceived the project, organized the paper content, and edited the manuscript.

**Conflicts of Interest:** The authors declare no conflict of interest.



## References

1. Roundy, S. *Energy Scavenging for Wireless Sensor Networks with Special Focus on Vibrations*, Kluwer Acad: Press, 2003.
2. Ramadass, Y.K.; Chandrakasan, A.P. An efficient piezoelectric energy harvesting interface circuit using a bias-flip rectifier and shared inductor. *IEEE J. Solid-State Circuits* **2010**, *45*, 189–204.
3. Sun, Y.; Hieu, N.H.; Joeng, C.J.; Lee, S.G. An integrated high-performance active rectifier for piezoelectric vibration energy harvesting system. *IEEE Trans. Power Electron.* **2012**, *27*, 623–627.
4. Krihely, N.; Ben-Yaakov, S. Self-contained resonant rectifier for piezoelectric sources under variable mechanical excitation. *IEEE Trans. Power Electron.* **2011**, *26*, 612–621.
5. Lefeuvre, E.; Badel, A.; Richard, C.; Guyomar, D. A comparison between several vibration-powered piezoelectric generators for standalone systems. *Sensors and Actuators A* **2005**, *126*, 405–416.
6. Lu, S.; Boussaid, F. A highly efficient P-SSHI rectifier for piezoelectric energy harvesting. *IEEE Trans. Power Electron.* **2015**, *30*, 5564–5369.
7. Umeda, T.; Yoshida, H.; Shuichi, S.; Fujita, F.; Suzuki, T.; Otaka, S. A 950-MHz rectifier circuit for sensor network tags with 10-m distance. *IEEE J. Solid-State Circuits* **2006**, *1*, 35–41.
8. Guo, S.; Lee, H. An efficiency-enhanced CMOS rectifier with unbalanced-bias comparators for transcutaneous power high-current implants. *IEEE J. Solid-State Circuits* **2009**, *44*, 1796–1804.
9. Damascheke, J. Design of a low-input-voltage converter for the thermoelectric generator. *IEEE Trans. Ind. Appl.* **1997**, *33*, 1203–1207.
10. Ramadass, Y.K.; Chandrakasan, A.P. A battery-less thermoelectric energy harvesting interface circuit with 35 mV startup voltage. *IEEE J. Solid-State Circuits* **2011**, *46*, 333–341.
11. Chen, P.H.; Ishida, K.; Ikeuchi, K.; Zhang, X.; Honda, K.; Okuma, Y.; Ryu, Y.; Takamiya, M.; Sakurai, T. Startup techniques for 95 mV step-up converter by capacitor pass-on scheme and  $V_{TH}$ -tuned oscillator with fixed charge programming. *IEEE J. Solid-State Circuits* **2012**, *47*, 1252–1260.
12. Kim, J.; Mok, P.K.T.; Kim, C. A 0.15 V-input energy harvesting charge pump with switching body biasing and adaptive dead-time for efficiency improvement. *IEEE J. Solid-State Circuits* **2015**, *50*, 414–425.
13. Lee, J.-W.; Lee, B.; Kang, H.B. A high sensitivity, CoSi<sub>2</sub>-Si Schottky diode voltage multiplier for UHF-band passive RFID tag chips. *IEEE Microwave Wireless Compon. Lett.* **2008**, *18*, 830–832.
14. Din, A.U.; Chung, D.; Park, D.; Lee, H.; Lee, J.-W. A high extraction self-controllable CMOS resonant rectifier circuit for piezoelectric energy scavenging system. *IEEE SoC Design Conf.* November **2014**, pp. 40–41.
15. Karthikeyan, L.; Amrutur, B. Signal-powered low-drop-diode equivalent circuit for a full-wave bridge rectifier. *IEEE Trans. Power Electron.* **2012**, *27*, 4192–4201.
16. Piezo-Electric Energy Harvesting THRIVE, available on [http://www.thrive.co.jp/PDF/flyer\\_KINEZ\\_K7520BS2/BP2.pdf](http://www.thrive.co.jp/PDF/flyer_KINEZ_K7520BS2/BP2.pdf).
17. Tokyo Parts Industrial Co; Model FM34F vibration motor. <http://gemart.co.kr/files/FM34F.pdf?PHPSESSID=3cc3e64e513e692acdf2ac974840f318>.
18. Do, X.-D.; Nguyen, H.H.; Han, S.K.; Lee, S.-G. A rectifier for piezoelectric energy harvesting system with series synchronized switch harvesting inductor. *IEEE Asian Solid-State Circuits Conf.* November **2013**, pp. 10–13.
19. Lu, S.; Boussaid, F. An inductorless self-controlled rectifier for piezoelectric energy harvesting. *Sensors* **2015**, *15*, 29192–29208.

