

Article

Not peer-reviewed version

SiGe BiCMOS Output Stages of High-Temperature Operational Amplifiers

[Alexey Zhuk](#)*, Dmitriy Kleimenkin, Nikolay Prokopenko

Posted Date: 25 April 2025

doi: 10.20944/preprints202504.2193.v1

Keywords: high-temperature electronics; analog interfaces; operational amplifiers; output stages; buffer amplifiers; SiGe; BiCMOS



Preprints.org is a free multidisciplinary platform providing preprint service that is dedicated to making early versions of research outputs permanently available and citable. Preprints posted at Preprints.org appear in Web of Science, Crossref, Google Scholar, Scilit, Europe PMC.

Copyright: This open access article is published under a Creative Commons CC BY 4.0 license, which permit the free download, distribution, and reuse, provided that the author and preprint are cited in any reuse.

Article

SiGe BiCMOS Output Stages of High-Temperature Operational Amplifiers

Zhuk A.A. *, Kleimenkin D.V. and Prokopenko N.N.

Don State Technical University, Rostov-on-Don, Russia

* Correspondence: alexey.zhuk96@mail.ru

Abstract: We propose 24 modifications of buffer amplifiers for use as output stages in micropower operational amplifiers, designed for the SiGe BiCMOS technological process. This process enables the fabrication of heterojunction n-p-n bipolar transistors and n- and p-channel CMOS transistors. A cataloging and visualization program has been developed for the analyzed circuits, which differ in parameters such as input/output resistances, quiescent current consumption, biasing network design, maximum positive/negative output voltage amplitudes, etc. An example of computer simulation results for static operating points and amplitude characteristics in Cadence is provided at two temperatures: 27°C and 250°C. The proposed circuit solutions are recommended for applications in various analog microelectronic devices operating under high-temperature conditions.

Keywords: high-temperature electronics; analog interfaces; operational amplifiers; output stages; buffer amplifiers; SiGe; BiCMOS

Introduction

One of the most significant technological breakthroughs in the electronics world at the end of the 20th century was the development of a new process technology – SiGe BiCMOS (Bipolar Complementary Metal-Oxide-Semiconductor), which combines the advantages of high-speed bipolar transistors and CMOS- structures. This process technology [1-8] serves as the foundation for creating electronic components for system-on-chip solutions, which have become the basis for a new generation of devices and telecommunications equipment (radar systems, cellular and satellite communications, navigation systems, etc.). Originally developed by IBM, this technology is now widely used worldwide and continues to evolve, with leading microelectronics companies such as Intel, Intersil, Motorola, Texas Instruments, and TSMC contributing to its advancement. The reason for its widespread adoption lies in its combination of high-performance characteristics, reliability comparable to conventional silicon-based devices, and cost-effectiveness. [9]

The purpose and novelty of this article is to summarize the fundamental properties and provide a comparative analysis of 24 modified SiGe BiCMOS output stages of operational amplifiers (Op-Amps) with an operating temperature range up to 250°C.

A cataloging and visualization program for OS of high-temperature Op-Amps based on heterojunction n-p-n bipolar and n- and p-channel metal-oxide-semiconductor field-effect transistors

To select the optimal circuit design solution for a specific Op-Amp implementation, a buffer amplifiers (BA) cataloging program was developed (Figure 1). This program represents an interactive platform containing electrical schematics adapted for SiGe technology processes, utilizing exclusively heterojunction n-p-n bipolar and CMOS transistors.

```

def show_project_details(self, event): 1 usage
    selected_index = self.listbox.curselection()
    if not selected_index:
        return

    project = self.resources[selected_index[0]]
    details_window = Toplevel(self.root)
    details_window.title(project["name"])

    try:
        image_path = f"{project['id']}.png"
        if os.path.exists(image_path):
            img = Image.open(image_path)
            img = img.resize( size=(400, 400), Image.Resampling.LANCZOS)
            img_tk = ImageTk.PhotoImage(img)
            canvas = Canvas(details_window, width=400, height=400)
            canvas.create_image( *args: 0, 0, anchor="nw", image=img_tk)
            canvas.image = img_tk # Keep a reference
            canvas.pack()
        else:
            Label(details_window, text="Image not found", fg="red").pack()
    except Exception as e:
        Label(details_window, text=f"Error loading image: {e}", fg="red").pack()

    Label(details_window, text=f"Имя и номер: {project['name']}", font=("Arial", 14)).pack(pady=5)
    self.render_description(details_window, project["description"])

```

Figure 1. Fragment of the BA cataloging and visualization program description file.

This program solves the following problems:

- cataloging of circuits with a description of their operation;
- graphical visualization of the selected circuit solution with displaying the numbering of components and their connections (as in Figure 2).




Figure 2. Basic scheme information window.

Thus, the program as an effective tool for designers of high-temperature SiGe Op-Amps, enabling optimization of the output stage (BA) selection process while accounting for its circuit design characteristics.

Buffer amplifier circuits for high-temperature Op-Amps using heterojunction n-p-n bipolar and CMOS transistors, as implemented in the program

When calculating the maximum output currents of the BA ($I_{load,max}^{(+)}$ and $I_{load,max}^{(-)}$) for the considered circuits, it should be taken into account that in real Op-Amps circuits, the signal source connected to the BA input (In.) is not an ideal voltage source with zero output impedance. Consequently, the separate stage (SS) limits the maximum possible load currents values. Therefore, when evaluating $I_{load,max}^{(+)}$ and $I_{load,max}^{(-)}$ for specific circuits (measured at $R_{load}=0$), the maximum possible output currents $I_{load,max}^{(+)}$ and $I_{load,max}^{(-)}$ of the separate stage SS must be taken into account. In Figure 3 shows a BA circuit with non-ideal SS signal source.




Figure 3. On the operation of the BA with a non-ideal signal source SS.

The main feature of the BA in Figure 4 consists in the fact, that n-p-n transistors Q2, Q3, form the bipolar currents directions in the R_{load} load here. The other elements of the BA circuit provide transistor status control Q2 through its emitter-base voltage, and when Q2 goes into cutoff (at negative v_{in}), they control transistor Q3, which creates a negative current in the load. Diode VD1 prevents transistor Q2 from entering saturation mode when v_{in} is positive.




Figure 4. SiGe buffer amplifier: modification №1.

The setting of the BA circuit in Figure 4 is provided by selection of resistor R2 and currents $I_1=I_2=I_3$. In this case, the maximum values of currents in the load $I_{load,max}^{(+)}$ and $I_{load,max}^{(-)}$ are determined by the formulas:

$$I_{load,max}^{(+)} \approx \beta_2 I_{s,max}^{(+)} \quad (1)$$

$$I_{load,max}^{(-)} \approx I_{c,3,max} \quad (2)$$

where β_2 – transistor base current gain Q2, $I_{s,max}^{(+)}$ – maximum possible value of SS (Figure 3) output current with positive v_{in} , $I_{c,3,max}$ – maximum collector current Q3.

The feature of BA (Figure 5) is that the bipolar directions of the currents in the R_{load} are here formed by n-p-n transistors Q1, Q2, Q3 and depend on the current I_0 . Other elements of the BA circuit provide control of the state of transistors Q2 and Q3, and when Q1 goes into cutoff (at negative v_{in}), they control transistors Q2 and Q3, which create negative current in the load. Adjustment of the BA circuit is provided by selection of resistances of resistors $R1 \div R2$ and currents $I_1 = I_2$.




Figure 5. SiGe buffer amplifier: modification №2.

In this case $I_{load,max}^{(+)}$ and $I_{load,max}^{(-)}$ are determined by the formulas:

$$I_{load,max}^{(+)} \approx \beta_1 I_{s,max}^{(+)} \quad (3)$$

$$I_{load,max}^{(-)} \approx \beta_3 \beta_2 I_0, \quad (4)$$

where $\beta_1, \beta_2, \beta_3$ – base current gain coefficients of bipolar transistors Q1÷Q3, $I_{s,max}^{(+)}$ – maximum possible value of SS (Figure 3) output current with positive v_{in} , I_0 – source current I_1 .

Figure 6 shows the static mode of BA Figure 5 in Cadance simulation software at $I_4 = I_5 = 200 \mu A$, resistors $R2 = 500 \Omega$ and $R0 = 250 \Omega$, supply voltages $\pm 3 V$.




Figure 6. Static mode of SiGe BA Fig.5 (modification №2) at t=27 °C.

Figure 7 shows the amplitude characteristic of BA Figure 6 at different load resistances R_{load} .




Figure 7. Amplitude characteristic of SiGe BA in Figure 6 at $R_{load}=2\text{ k}\Omega, 10\text{ k}\Omega$, $t=27\text{ }^{\circ}\text{C}$.

Figure 8 shows the static mode of BA Figure 5 in Cadance simulation software at $t=250\text{ }^{\circ}\text{C}$, $I_4=I_5=200\text{ }\mu\text{A}$, resistors $R_2=500\text{ }\Omega$ and $R_0=250\text{ }\Omega$, supply voltages $\pm 3\text{ V}$.




Figure 8. Static mode of SiGe BA Fig.5 (modification №2) at $t=250\text{ }^{\circ}\text{C}$.

Figure 9 shows the amplitude characteristic of BA Figure 8 at different load resistances R_{load} .




Figure 9. Amplitude characteristic of SiGe BA in Figure 8 at $R_{load}=2\text{ k}\Omega$, $10\text{ k}\Omega$, $1\text{ M}\Omega$, $t=250\text{ }^{\circ}\text{C}$.

In circuit BA in Figure 10, the bipolar current directions in the R_{load} are formed by n-p-n transistors Q1, Q2, Q3. Other elements of the BA circuit provide state monitoring of transistor Q1 and, when Q1 goes into cutoff (at negative v_{in}), control transistors Q2 and Q3, which create a negative

current in the load. Setting of the BA circuit is provided by selection of resistors $R1 \div R3$ and reference currents $I_1 \div I_4$.




Figure 10. SiGe buffer amplifier: modification №3.

In this case $I_{load.max}^{(+)}$ and $I_{load.max}^{(-)}$ are determined by the formulas:

$$I_{load.max}^{(+)} \approx \beta_1 I_{s.max}^{(+)} \quad (5)$$

$$I_{load.max}^{(-)} \approx \beta_3 \beta_2 I_g \quad (6)$$

where $\beta_1, \beta_2, \beta_3$ – base current gain coefficients of bipolar transistors $Q1 \div Q3$, $I_{s.max}^{(+)}$ – maximum possible value of SS (Figure 3) output current with positive v_{in} , I_g – current, seted by the source I_3 ($I_3 = 2I_g$).

In the BA circuit of Figure 11, the p-n junction of VD1 limits the voltage drop across resistor R1 when the BA input voltages are positive and the big currents in load. Transistors Q3, Q4, and

where β_1, β_2 – base current gain coefficients of bipolar transistors Q1÷Q2, $I_{s,max}^{(+)}$ – maximum possible value of SS (Figure 3) output current with positive v_{in} , V_{R1} – voltage drop across the resistor R1, r_{e5} – emitter junction resistance Q5, s_6 – drain-gate transconductance Q6.

The peculiarity of BA (Figure 12) is that the bipolar directions of the currents in the R_{load} load are here formed by the n-p-n transistors Q1, Q2. Other elements of the BA circuit provide state control of the transistor Q1, and when Q1 goes into cutoff (at negative v_{in}), control transistor Q2. The BA circuit is adjusted by selecting the currents $2I_1=I_2$ and I_3 .




Figure 12. SiGe buffer amplifier: modification №5.

In this case $I_{load.max}^{(+)}$ and $I_{load.max}^{(-)}$ are determined by the formulas:

$$I_{load.max}^{(+)} \approx I_{s.max}^{(+)} \beta_1, \quad (9)$$

$$I_{load.max}^{(-)} \approx \beta_2 I_0^*, \quad (10)$$

where $I_{s.max}^{(+)}$ – maximum possible value of SS (Figure 3) output current with positive v_{in} ; β_1 , β_2 – base current gain coefficients of bipolar transistors Q1÷Q2, I_0^* – two-terminal device current I_1 .

where $I_{s,max}^{(+)}$ – maximum possible value of SS (Figure 3) output current with positive v_{in} ; β_1, β_2 – base current gain coefficients of bipolar transistors Q1÷Q2, $I_0^* = 0.5I_1$. In this case $I_2 > I_0^*$.

The positive current direction in the load R_{load} in BA (Figure 14) is determined by the base current gain β_1 of the transistor Q1 and the reference current source I_1 . Adjustment of the BA circuit is provided by selection of currents $I_1=I_2$ and resistance of resistor R1.




Figure 14. SiGe buffer amplifier: modification №7.

Thus in the scheme of Figure 14 the currents $I_{load,max}^{(+)}$ and $I_{load,max}^{(-)}$ are determined by the formulas:

$$I_{load,max}^{(+)} \approx \beta_1 I_0^* \quad (13)$$

$$I_{load,max}^{(-)} \approx \beta_2 \frac{V_{s,max}^{(-)}}{R1 + s_4^{-1}}, \quad (14)$$

where β_1, β_2 – base current gain coefficients of bipolar transistors Q1÷Q2, I_0^* – two-terminal device current I_1 , $V_{s,max}^{(-)}$ – maximum amplitude of the input signal when negative v_{in} , R1 – resistor resistance R1, s_4 – the steepness of the drain-gate characteristic of the transistor Q4.

The peculiarity of BA in Figure 15 is that the bipolar directions of the currents in the R_{load} load here are determined by transistors Q1, Q2, Q5, the maximum possible value of the output current of the intermediate stage (Figure 3) at positive v_{in} , and the source current I_2 . The BA circuit is configured by selecting the numerical values of $I_1=I_2$ and I_3 .




Figure 15. SiGe buffer amplifier: modification №8.

In this case $I_{load,max}^{(+)}$ and $I_{load,max}^{(-)}$ are determined by the formulas:

$$I_{load,max}^{(+)} \approx \beta_1 I_{s,max}^{(+)} \quad (15)$$

$$I_{load,max}^{(-)} \approx I_0^* \beta_5 \beta_2, \quad (16)$$

where $\beta_1, \beta_2, \beta_5$ – base current gain coefficients of bipolar transistors Q1, Q2, Q5; $I_{s,max}^{(+)}$ – maximum possible value of SS (Figure 3) output current with positive v_{in} ; I_0^* – two-terminal device current $I_1=I_2$.

In circuit BA in Figure 16, the positive currents in the load R_{load} are generated by the n-p-n transistor Q1 and the negative currents by the field-effect transistor Q2. The circuit is adjusted by selecting the current I_1 .




Figure 16. SiGe buffer amplifier: modification №9.

In this case, the maximum currents $I_{load,max}^{(+)}$ and $I_{load,max}^{(-)}$ are determined by the formulas:

$$I_{load,max}^{(+)} \approx \beta_1 I_{s,max}^{(+)} \quad (17)$$

$$I_{load,max}^{(-)} \approx I_{max,Q2}, \quad (18)$$

where β_1 – base current gain coefficient of bipolar transistor Q1, $I_{s,max}^{(+)}$ – maximum possible value of SS (Figure 3) output current with positive v_{in} , $I_{max,Q2}$ – maximum transistor current Q2.

The BA circuit (Figure 17) differs from the BA circuit Figure 16 by the use of bipolar transistor Q2, which together with field-effect transistor Q5 provides negative currents in the load R_{load} . Adjustment of the BA circuit is provided by selection of currents I_1 , I_2 and I_3 .




Figure 17. SiGe buffer amplifier: modification №10.

In the circuit of Figure 17, the maximum currents are $I_{load,max}^{(+)}$ and $I_{load,max}^{(-)}$ are determined by the formulas:

$$I_{load,max}^{(+)} \approx \beta_1 I_{s,max}^{(+)} \quad (19)$$

$$I_{load,max}^{(-)} \approx I_{c,max,2} \quad (20)$$

where β_1 – base current gain coefficient of bipolar transistor Q1, $I_{s,max}^{(+)}$ – maximum possible value of SS (Figure 3) output current with positive v_{in} , $I_{c,max,2}$ – maximum collector current of the transistor Q2.

BA Figure 18 is realized on complementary field-effect transistors Q1, Q2 and Q3, Q4. Moreover, Q1 and Q3 and the reference current source I_1 set the static mode of transistors Q2, Q4. The adjustment of the BA circuit is provided by selecting the current I_1 , and also by changing the channel widths of the transistors.




Figure 18. SiGe buffer amplifier: modification №11.

In this case $I_{load,max}^{(+)}$ and $I_{load,max}^{(-)}$ are determined by the formulas:

$$I_{load,max}^{(+)} \approx I_{d,max,2}, \quad (21)$$

$$I_{load,max}^{(-)} \approx I_{d,max,4}, \quad (22)$$

where $I_{d,max,2}$ – maximum transistor drain current Q2, $I_{d,max,4}$ – maximum transistor drain current Q4.

In the circuit of Figure 19, control of the state of transistor Q1 by the emitter-base voltage is provided by a differential stage on transistors Q5 and Q6, which compare the emitter-base voltages of transistors Q1 and Q4 and, when Q1 is latched, controls transistors Q3, Q2. This generates a negative current direction in the load. Adjustment of the BA circuit is provided by selection of currents $I_1=2I_2$, I_3 and resistance of resistor R1.




Figure 19. SiGe buffer amplifier: modification №12.

In circuit BA Figure 19 the maximum currents in the load $I_{load.max}^{(+)}$ and $I_{load.max}^{(-)}$ are determined by the formulas:

$$I_{\text{load.max}}^{(+)} \approx \beta_1 I_{\text{s.max}}^{(+)} \quad (23)$$

$$I_{\text{load.max}}^{(-)} \approx \beta_3 \beta_2 I_0^*, \quad (24)$$

where $\beta_1, \beta_2, \beta_3$ – base current gain coefficients of bipolar transistors Q1÷Q3, $I_{s,max}^{(+)}$ – maximum possible value of SS (Figure 3) output current with positive v_{in} , $I_0^* = 0.5I_1 = I_3$.

The BA circuit in Figure 20 is realized on complementary field-effect transistors Q1÷Q4. Adjustment of the BA circuit is provided by selection of currents I_1 , I_2 , I_3 .




Figure 20. SiGe buffer amplifier: modification №13.

In this case $I_{load,max}^{(+)}$ and $I_{load,max}^{(-)}$ are determined by the formulas:

$$I_{load,max}^{(+)} \approx I_{d,max.1}, \quad (25)$$

$$I_{load,max}^{(-)} \approx I_{d,max.3}, \quad (26)$$

where $I_{d,max.1}$ – maximum transistor drain current Q1, $I_{d,max.3}$ – maximum transistor drain current Q3.

In circuit BA (Figure 21), the status of transistor Q1 is monitored by numerical values of its collector current, which is compared with the source current I_1 . At high positive currents in the load, the p-n junction of VD1 opens, through which $i_{load}^{(+)}$ is shorted to the low impedance bias circuit source V_{bias1} . The BA circuit is set up by selecting currents I_1 , I_2 , and sources V_{bias1} , V_{bias2} .




Figure 21. SiGe buffer amplifier: modification №14.

In this case, the currents $I_{load,max}^{(+)}$ and $I_{load,max}^{(-)}$ are determined by the formulas:

$$I_{load,max}^{(+)} \approx \beta_1 I_{s,max}^{(+)} \quad (27)$$

$$I_{load,max}^{(-)} \approx \beta_3 \beta_2 I_1, \quad (28)$$

where $\beta_1, \beta_2, \beta_3$ – base current gain coefficients of bipolar transistors Q1÷Q3, $I_{s,max}^{(+)}$ – maximum possible value of SS (Figure 3) output current with positive v_{in} .

The circuit BA in Figure 22 has an increased input impedance due to the use of the field-effect transistor Q3. The BA setting is provided by selecting the currents I_1 , I_2 .




Figure 22. SiGe buffer amplifier: modification №15.

In this case, the maximum currents $I_{load,max}^{(+)}$ and $I_{load,max}^{(-)}$ are determined by the formulas:

$$I_{load,max}^{(+)} \approx \beta_1 I_0^* \quad (29)$$

$$I_{load,max}^{(-)} \approx I_{c,max,2}^{(-)} \quad (30)$$

where β_1 – base current gain coefficient of bipolar transistor Q1, $I_0^* = I_1$, $I_{c,max,2}^{(-)}$ – maximum collector current of the transistor Q2, $I_2 > I_0^*$.

BA (Figure 23) is realized on n-p-n bipolar transistor Q1 and field-effect transistors Q2, Q4. The BA circuit is tuned by selecting the current I_1 .




Figure 23. SiGe buffer amplifier: modification №16.

In this case, the maximum currents in the load $I_{load.max}^{(+)}$ and $I_{load.max}^{(-)}$ are defined by the formulas:

$$I_{load.max}^{(+)} \approx \beta_1 I_{s.max}^{(+)} \quad (31)$$

$$I_{load.max}^{(-)} \approx I_{d.max.4} \quad (32)$$

where β_1 – current gain of the base of the bipolar transistor Q1, $I_{s.max}^{(+)}$ – maximum possible value of SS (Figure 3) output current with positive v_{in} , $I_{d.max.4}$ – maximum transistor drain current Q4.

In the BA circuit (Figure 24), the current in the load in the positive direction is provided by the bipolar transistor Q2 and in the negative direction by the field-effect transistor Q3. The BA static mode is set by selecting the current I_1 .




Figure 24. SiGe buffer amplifier: modification №17.

In this case, the maximum currents in the load $I_{load.max}^{(+)}$ and $I_{load.max}^{(-)}$ are determined by the formulas:

$$I_{load.max}^{(+)} \approx \beta_2 I_0^* \quad (33)$$

$$I_{load.max}^{(-)} \approx I_{d.max.3} \quad (34)$$

where β_2 – current gain of the base of the bipolar transistor Q2, $I_0^* = I_1$, $I_{d.max.3}$ – maximum drain current of the field-effect transistor Q3.

The peculiarity of BA in Figure 25 is that the bipolar directions of the currents in the R_{load} are here determined by transistor Q1, bipolarized by I_1 (at positive v_{in}) and field-effect transistor Q2 (at negative v_{in}). The static mode of the BA circuit is set by selecting the current $I_1 = I_0^*$.




Figure 25. SiGe buffer amplifier: modification №18.

In this circuit the currents $I_{load,max}^{(+)}$ and $I_{load,max}^{(-)}$ are determined by the formulas:

$$I_{load,max}^{(+)} \approx \beta_1 I_0^*, \quad (35)$$

$$I_{load,max}^{(-)} \approx 2I_{d,max,2}, \quad (36)$$

where β_1 – current gain of the base of the bipolar transistor Q1, $I_0^* = I_1$, $I_{d,max,2}$ – maximum drain current of the field-effect transistor Q2.

Figure 26 shows a generalized scheme BA, which can have several partial variants of construction, which is determined by the practical implementation of comparison schemes OA1, OA2. Setting BA to the limiting parameters is provided by the choice of OA1, OA2.




Figure 26. SiGe buffer amplifier: modification №19.

In this case, the currents $I_{\text{load.max}}^{(+)}$ and $I_{\text{load.max}}^{(-)}$ are determined by the formulas:

$$I_{\text{load.max}}^{(+)} \approx I_{\text{c.max.1}}, \quad (37)$$

$$I_{\text{load.max}}^{(-)} \approx I_{\text{c.max.2}}, \quad (38)$$

where $I_{\text{c.max.1}}$ – maximum collector current of the transistor Q1, $I_{\text{c.max.2}}$ – maximum collector current of the transistor Q2.

The peculiarity of the scheme BA in Figure 27 is that by selecting the channel width of transistor Q3 and the resistance of resistor R1, the numerical values of the through current of transistors Q1 and Q2 are set. The setting of the BA is ensured by selecting the current I_1 and the resistance of resistor R1.




Figure 27. SiGe buffer amplifier: modification №20.

In this case, the currents $I_{load,max}^{(+)}$ and $I_{load,max}^{(-)}$ are determined by the formulas:

$$I_{load,max}^{(+)} \approx \beta_1 I_{s,max}^{(+)} \quad (39)$$

$$I_{load,max}^{(-)} \approx I_{d,max,2} \quad (40)$$

where β_1 – current gain of the base of the bipolar transistor Q1, $I_{s,max}^{(+)}$ – maximum possible value of SS (Figure 3) output current with positive V_{in} , $I_{d,max,2}$ – maximum drain current of the field-effect transistor Q2.

The BA static mode setting in Figure 28 is provided by selecting the currents $I_1 = I_0^*$, $I_3 > I_0^*$, $I_2 = I_0^*$.




Figure 28. SiGe buffer amplifier: modification №21.

In this scheme, the maximum values of currents $I_{load.max}^{(+)}$ and $I_{load.max}^{(-)}$ are determined by the formulas:

$$I_{load.max}^{(+)} \approx \beta_1 I_{s.max}^{(+)} \quad (41)$$

$$I_{load.max}^{(-)} \approx I_0^* \beta_4 \beta_2, \quad (42)$$

where $\beta_1, \beta_2, \beta_4$ – base current gain coefficients of bipolar transistors Q1÷Q2, Q4; $I_{s.max}^{(+)}$ – maximum possible value of SS (Figure 3) output current with positive v_{in} , I_0^* – two-terminal device current $I_1 = I_2$.

The feature of BA in Figure 29 is that the bipolar directions of the currents in the R_{load} load are here formed by the bipolar transistor Q1 and the field-effect transistor Q2.




Figure 29. SiGe buffer amplifier: modification №22.

In these scheme maximum values of currents in the load $I_{load,max}^{(+)}$ and $I_{load,max}^{(-)}$ are determined by the formulas:

$$I_{load,max}^{(+)} \approx I_0^* \beta_1, \quad (43)$$

$$I_{load,max}^{(-)} \approx I_{d,max,2}, \quad (44)$$

where β_1 – current gain of the base of the bipolar transistor Q1, I_0^* – current of the reference current source I_1 , $I_{d,max,2}$ – maximum drain current of the field-effect transistor Q2.

The BA circuit in Figure 30 provides inverting amplification of the input signal. Its peculiarity is that it is realized only on SiGe bipolar transistors and has low supply voltages. The BA is tuned by selecting resistors R1 and R2.




Figure 30. SiGe inverting buffer amplifier: modification №23

In this case, the currents $I_{load,max}^{(+)}$ and $I_{load,max}^{(-)}$ are determined by the formulas:

$$I_{load,max}^{(+)} \approx \beta_1 I_{R1}, \quad (45)$$

$$I_{load,max}^{(-)} \approx I_{s,max}^{(-)} \beta_3 \beta_2, \quad (46)$$

where $\beta_1, \beta_2, \beta_3$ – base current gain coefficients of bipolar transistors Q1÷Q3, $I_{s,max}^{(-)}$ – maximum possible value of SS (Figure 3) output current with negative v_{in} , I_{R1} – value of current passing through the resistor R1.

References

1. G. Avenier *et al.*, "0.13 μ m SiGe BiCMOS technology for mm-wave applications," *2008 IEEE Bipolar/BiCMOS Circuits and Technology Meeting*, Monterey, CA, USA, 2008, pp. 89-92, doi: 10.1109/BIPOL.2008.4662719.
2. T. Hashimoto *et al.*, "A CMOS-based RF SiGe BiCMOS technology featuring over-100 GHz $f_{\text{sub max}}$ / SiGe HBTs and 0.13 μ m CMOS," *Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting*, Minneapolis, MN, USA, 2002, pp. 189-192, doi: 10.1109/BIPOL.2002.1042915.
3. M. Wietstruck, S. Marschmeyer, S. Schulze, S. T. Wipf, C. Wipf and M. Kaynak, "Recent Developments on SiGe BiCMOS Technologies for mm-wave and THz Applications," *2019 IEEE MTT-S International Microwave Symposium (IMS)*, Boston, MA, USA, 2019, pp. 1126-1129, doi: 10.1109/MWSYM.2019.8701049.
4. P. Candra *et al.*, "A 130nm SiGe BiCMOS technology for mm-Wave applications featuring HBT with f_T/f_{MAX} of 260/320 GHz," *2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, Seattle, WA, USA, 2013, pp. 381-384, doi: 10.1109/RFIC.2013.6569610.
5. T. Zimmer *et al.*, "SiGe HBTs and BiCMOS Technology for Present and Future Millimeter-Wave Systems," in *IEEE Journal of Microwaves*, vol. 1, no. 1, Jan. 2021, pp. 288-298, doi: 10.1109/JMW.2020.3031831.
6. H. Rucker *et al.*, "A 0.13 μ m SiGe BiCMOS technology featuring f_T/f_{max} of 240/330 GHz and gate delays below 3 ps," *2009 IEEE Bipolar/BiCMOS Circuits and Technology Meeting*, Capri, Italy, 2009, pp. 166-169, doi: 10.1109/BIPOL.2009.5314251.
7. F. Dielacher, M. Tiebout, R. Lachner, H. Knapp, K. Aufinger and W. Sansen, "SiGe BiCMOS technology and circuits for active safety systems," *Proceedings of Technical Program - 2014 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA)*, Hsinchu, Taiwan, 2014, pp. 1-4, doi: 10.1109/VLSI-DAT.2014.6834937.
8. J. J. Pekarik *et al.*, "A 90nm SiGe BiCMOS technology for mm-wave and high-performance analog applications," *2014 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM)*, Coronado, CA, USA, 2014, pp. 92-95, doi: 10.1109/BCTM.2014.6981293.
9. I.V. Malyshev *et al.*, "Prospects of using SiGe BiCMOS technology to create microwave microcircuits," Problems of development of advanced microelectronic systems - 2006. Collection of scientific papers / edited by A.L. Stempkovsky. M.:IPPM RAS, 2006. pp. 191-193, doi: 10.1109/ESSDERC.2000.194715. (in Russian)
10. L. Najafizadeh *et al.*, "SiGe BiCMOS Precision Voltage References for Extreme Temperature Range Electronics," *2006 Bipolar/BiCMOS Circuits and Technology Meeting*, Maastricht, Netherlands, 2006, pp. 1-4, doi: 10.1109/BIPOL.2006.311117.
11. K. J. Cornett, G. Fu, I. Escorcia and H. A. Mantooth, "SiGe BiCMOS fully differential amplifier for extreme temperature range applications," *2009 IEEE Aerospace conference*, Big Sky, MT, USA, 2009, pp. 1-10, doi: 10.1109/AERO.2009.4839517.
12. T. Dylan *et al.*, "SiGe Amplifier and Buffer Circuits for High Temperature Applications," IMAPS International Conference & Exhibition on High Temperature Electronics (HiTEC 2010), USA, 2010, pp. 1-7, doi: 10.4071/HITEC-DThomas-THA25.
13. M. Bellini, J. D. Cressler and J. Cai, "Assessing the High-Temperature Capabilities of SiGe HBTs Fabricated on CMOS-compatible Thin-film SOI," *2007 IEEE Bipolar/BiCMOS Circuits and Technology Meeting*, Boston, MA, USA, 2007, pp. 234-237, doi: 10.1109/BIPOL.2007.4351877.
14. Thomas, D.B. *et al.*, "Performance and reliability of SiGe devices and circuits for high-temperature applications. Proceedings," 2009 IMAPS International Conference on High Temperature Electronics Network, HiTEN, 2009, pp 49-56.
15. R. Basu, A. Singh, "High temperature Si-Ge alloy towards thermoelectric applications," A comprehensive review. *Materials Today Physics*, №21, pp. 1-26, doi: 10.1016/j.mtphys.2021.100468.

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.