

Article

Not peer-reviewed version

Gamma Radiation Effects on n-MOSFET I-V Performance

[Dorsaf Aguir](#) * and [Mohsen Machhout](#)

Posted Date: 5 February 2026

doi: 10.20944/preprints202505.1056.v2

Keywords: SOI n-MOSFET; gamma radiations; I-V characteristics; total ionizing dose; in-situ thermal annealing; electron traps



Preprints.org is a free multidisciplinary platform providing preprint service that is dedicated to making early versions of research outputs permanently available and citable. Preprints posted at Preprints.org appear in Web of Science, Crossref, Google Scholar, Scilit, Europe PMC.

Copyright: This open access article is published under a [Creative Commons CC BY 4.0 license](#), which permit the free download, distribution, and reuse, provided that the author and preprint are cited in any reuse.

Article

Gamma Radiation Effects on n-MOSFET I–V Performance

Dorsaf Aguir * and Mohsen Machhout

Laboratory of electronics and microelectronics, University of Monastir (LEMM) Monastir- Tunisia

* Correspondence: dorsafaguir7@gmail.com

Abstract

In this work, we investigate n-channel Si MOSFETs commonly used in radiation-hardened electronics for space and nuclear applications. Radiation-induced defects degrade the transistor electrical characteristics, particularly the current–voltage behavior. Experimental results reveal a negative shift in the threshold voltage with increasing gamma-ray doses up to 348 krad, mainly attributed to the trapping of positive charges in the gate oxide. In the proposed model, these trapped charges are represented through an effective acceptor concentration N_A^{eff} , introduced as a phenomenological parameter to describe their electrostatic influence on the inversion layer, without implying any physical modification of the silicon doping. Static (DC) and small-signal (AC) current models are developed to describe the post-irradiation electrical behavior. Empirical relationships linking device parameters to the total ionizing dose are extracted from experimental I–V measurements. The proposed approach provides a compact framework suitable for low-frequency circuit-level simulations under radiation environments.

Keywords: SOI n-MOSFET; gamma radiations; I-V characteristics; total ionizing dose; in-situ thermal annealing; electron traps

I. Introduction and Related Works

During the last decades, significant progress has been achieved in epitaxial growth and technological design for both bipolar-junction and metal-oxide semiconductor FETs [1–4]. The challenge has been how to reduce the detrimental effects of imperfections. However, impurities and defects are always present in the host lattices, thus inducing localized extrinsic states in the active layers. Most process-induced traps behave as trapping centers, leading to deposited positive charges. The origin of these active traps, and especially their locations, has been characterized using various techniques, but explanations remain controversial. It is worth noting that defects may be intrinsic or arise from extrinsic origins.

For MOSFET transistors operating in hostile environments, exposure to gamma radiation can cause significant disturbances in their characteristics and functionality [5–7]. The dose rate of gamma radiation is an important parameter influencing the degradation mechanisms in MOSFETs, as highlighted in previous studies [8–10]. In this work, as an example of 1 μm SOI-PD nMOSFETs from xfab, were irradiated using a Co-60 gamma source with a controlled dose rate of 1.2 krad(Si)/h. The total ionizing dose (TID) applied was up to 348 Krad. The chip were packaged in a Dual-In-Line ceramic package and connected to a load board for bias application and I-V measurements during Irradiation.

The investigated devices are commercial n-channel silicon MOSFETs fabricated using a conventional CMOS process on p-type substrates. Gamma irradiation experiments were carried out at room temperature using a calibrated Co-60 source. The total ionizing dose (TID) was progressively increased up to 348 krad(SiO₂) under unbiased conditions. After irradiation, the devices were subjected to a thermal annealing step performed in ambient atmosphere at 120°C for 30 minutes. Electrical I–V measurements were performed before irradiation, after irradiation, and after annealing.

Measurements were conducted on multiple nominally identical devices for each dose level. The reported results correspond to average values, showing good reproducibility and limited dispersion. The TID induce permanent and cumulative degradation of the transistor's electrical properties during gamma radiation. These degradations are mainly attributed to an accumulation of trapped holes in the oxide layer and at the oxide-channel interface [11]. It is important to mention that the density of trapped charges strongly depends on device architecture and the technological process [12]. As a first approach to mitigate trapped charge effects, irradiated transistors were subjected to annealing at relatively high temperatures over prolonged heating periods [13,14]. However, the major drawback of this procedure is the high thermal energy consumption. In recent works, advanced recovery methods have been developed using micro-integrated hot plates, which offer rapid response, low power consumption, and in-situ electro-thermal annealing [13,15]. From a technological perspective, it has also been demonstrated that the immunity to transient gamma radiation effects can be enhanced by including buried-oxide (BOX) epilayers [12], which separate the thin silicon active layer from the substrate. This novel technique has proven successful in partially or completely recovering degradation over a wide range of TIDs [16,17].

The understanding of radiation-induced defect dynamics has been expanded through recent studies, highlighting the role of interface states and oxide traps on device degradation mechanisms [18,19]. Moreover, the dose rate and energy spectrum of the gamma source critically influence the extent of degradation, as shown in various experimental investigations [20,21]. The aim of the present is to investigate the effects of gamma radiation on electron transport in a Si-based n-MOSFET with a 1 μm channel length. I-V output measurements were performed before and after thermal annealing. From these I-V characteristics, we extracted threshold voltage, transconductance, and conductance parameters.

This work focuses on compact and phenomenological modeling for post-irradiation electrical characterization and circuit-level analysis. It does not aim to introduce new fundamental radiation damage mechanisms nor to propose RF-validated transistor models. The modeling framework is intentionally based on classical MOSFET analytical formulations, with radiation effects incorporated through effective electrostatic parameters. In particular, the effective acceptor concentration N_A^{eff} introduced in this study does not represent a physical modification of the silicon doping profile. It is defined as a phenomenological parameter that captures the electrostatic influence of radiation-induced oxide and interface trapped charges on the channel potential. This approach enables the integration of total ionizing dose effects into standard MOSFET models while preserving intrinsic material and technological parameters.

The paper is organized as follows: after this introduction, section II presents the DC and small-signal models, section III discusses the results, and section IV summarizes the conclusions.

II. DC and Small-Signal Models for an n-MOSFET

This section recalls only the **minimum set of standard MOSFET expressions** required to interpret the experimental results. Textbook-level derivations are omitted for brevity. **Radiation effects** are introduced through **effective electrostatic parameters** that capture the influence of oxide- and interface-trapped charges.

II.1. The Direct-Current Model

In the proposed modeling approach, radiation effects are incorporated through effective electrostatic parameters. In particular, the parameter N_A^{eff} is introduced to phenomenologically capture the electrostatic impact of oxide- and interface-trapped charges on the inversion layer. This parameter should not be interpreted as a real change in substrate doping.

Assuming a quasi-static transport regime and a constant carrier mobility along the channel, the local drain current density at a position y can be written as:

$$i_y = -W\mu_n Q_N(y) \frac{dV(y)}{dy} \quad (1)$$

Where $Q_N(y)$ is the local inversion charge density per unit area. The drain-source current I_{DS} is a global quantity and is obtained by integrating the local current density along the entire channel length:

$$: I_{DS}(y) = W\mu_n \int_0^L Q_N(y) \frac{dV(y)}{dy} dy$$

By changing the integration variable from y to the channel potential V , the expression becomes:

$$I_{DS}(y) = W\mu_n \int_{V_S}^{V_D} Q_N(V) dV$$

Although the local current density is expressed as a function of the channel position y , the drain current I_{DS} is obtained after integration along the full channel length and is therefore independent of y .

The inversion charge density is expressed as:

$$Q_N(y) = -\frac{\epsilon_0 \epsilon_{ox}}{d} [V_{GS} - 2\phi_{Fi} - V(y)] + \sqrt{2e\epsilon_0 \epsilon_{si} N_A} [V(y) + 2\phi_{Fi}] \quad (2)$$

Where, ϕ_{Fi} is the Fermi potential, and d is the gate oxide thickness. The effective acceptor concentration N_A^{eff} captures the effect of oxide-trapped charges.

From I_{DS} , the key DC parameters are derived:

Transconductance:

$$g_m = \left(\frac{\partial I_{DS}}{\partial V_{GS}} \right)_{V_{DS}}$$

Conductance

$$g_d = \left(\frac{\partial I_{DS}}{\partial V_{DS}} \right)_{V_{GS}}$$

II.2. Drain Current in Linear and Saturation Regimes

II.2.1. Linear Regime

For $V_{DS} \ll 2\phi_{Fi}$ and $\frac{V_{DS}^2}{2} \ll (V_{GS} - 2\phi_{Fi})V_{DS}$, the drain current reduces to:

$$I_{DS}(V_{GS}, V_{DS}) = \frac{W\mu_n C_{ox}}{L} (V_{GS} - V_{Th}) V_{DS} \quad (3)$$

with $C_{ox} = \frac{\epsilon_0 \epsilon_{ox}}{d}$ is the oxide capacitance per unit area

and $V_{Th} = 2\phi_{Fi} + \frac{2}{C_{ox}} \sqrt{\epsilon_0 \epsilon_{si} e N_A \phi_{Fi}}$ is the threshold voltage

In this regime, the drain current varies linearly with V_{DS} and V_{GS} (for $V_{GS} > V_{th}$). The transconductance and conductance are given by:

$$g_m(V_{GS}, V_{DS}) = \frac{W\mu_n C_{ox}}{L} V_{DS} \quad (4)$$

$$g_d = \frac{W\mu_n C_{ox}}{L} (V_{GS} - V_{Th})$$

As can also be noticed from Eq. (4), both g_m and g_d show a linear variation as a function of the V_{DS} and V_{GS} bias potentials.

II.2.2 Saturation regime-Effect of the channel modulation

When V_{DS} exceeds the linear regime, the electron density $Q_N(y)$ decreases near the drain, and the current tends toward saturation. Saturation occurs when the channel pinch reaches the drain:

$$V_{DS,SAT}(V_{GS}) = (V_{GS} - V_{Th})(5)$$

$$\text{and } I_{DS,SAT}(V_{GS}) = \frac{W\mu_n C_{ox}}{2L} (V_{GS} - V_{Th})^2$$

For a V_{DS} upper than $V_{DS,SAT}$, the excess voltage $\Delta V_{DS} = V_{DS} - V_{DS,SAT}$ drops across a depleted region of width ΔL , and the channel conductance increases:.

$$I_{DS,SAT}(V_{GS}, V_{DS}) = \frac{W\mu_n C_{ox}}{2L} \left[1 + \frac{1}{L} \sqrt{\frac{2\epsilon_0 \epsilon_{si}}{eN_A}} (V_{DS} - V_{DS,SAT}) \right] (V_{GS} - V_{Th})^2$$

$$g_m = \frac{W\mu_n C_{ox}}{L} \left[1 + \frac{1}{L} \sqrt{\frac{2\epsilon_0 \epsilon_r}{eN_A}} (V_{DS} - V_{DS,SAT}) \right] (V_{GS} - V_{Th}) \quad (6)$$

$$g_d = \frac{W\mu_n C_{ox}}{4L^2} \sqrt{\frac{2\epsilon_0 \epsilon_r}{eN_A (V_{DS} - V_{DS,SAT})}} (V_{GS} - V_{Th})^2$$

As revealed from Eq.6, the $I_{DS}-V_{DS}$ characteristics of an n-MOSFET exhibit an increase with V_{DS} , thus affecting the parameters g_m and g_d .

II.3.Small-Signal Model

II-3-1 Resistive Operating

In the linear regime, the n-MOSFET behaves as a resistance controlled by V_{GS}

$$R_{DS}(V_{GS}) = \frac{L}{W\mu_n C_{ox} (V_{GS} - V_{Th})} \quad (7)$$

In technological applications, the n-MOSFET in linear regime can be used as an on-off switch.

II-3-2 Operation as an amplifier

In saturation, the n-MOSFET behaves as an ideal current sour

$$I_0 = \frac{W\mu_n C_{ox}}{2L} (V_{GS} - V_{Th})^2 \quad (8)$$

Channel modulation for $V_{DS} > V_{DS,SAT}$ is described by Eq.6. The output resistance is:

$$R_o(V_{GS}, V_{DS}) = \frac{4L^2}{W\mu_n C_{ox}} \sqrt{\frac{eN_A (V_{DS} - V_{DS,SAT})}{2\epsilon_0 \epsilon_{si}}} (V_{GS} - V_{Th})^2 \quad (9)$$

The **parallel combination of I_0 and R_o** forms the low-frequency small-signal equivalent. At higher frequencies, capacitances must be included as in **Figure 1**.




Figure 1. Equivalent circuit at high frequencies of an n-MOSFET amplifier with: $R_{in} = R_{G1} // R_{G2}$. $C = \frac{1}{2} (2 + g_m R_0') W L C_{ox}$ and $R_0' = R_0 // R_D$.

The small-signal hybrid parameters are:

$$h_{11} = \frac{R_{in}}{1 + jR_{in} c\omega}$$

$$h_{12} = 0$$

$$h_{21} = \frac{-g_m R_{in}}{R_g + R_{in} c \omega} \quad (10)$$

$$h_{22} = \frac{1}{R'_0}$$

The small-signal hybrid parameters are:

$$Z_{in} = h_{11}$$

$$A_v(\omega) = \frac{h_{21}}{h_{11}(h_{21} + \frac{1}{R_L})} \quad (11)$$

$$A_i = \frac{h_{21}}{1 + h_{22} R_L}$$

$$Z_{out} = \frac{1}{h_{22}}$$

For $h_{22} R_L \ll 1$, simplified formulas are:

$$Z_{in} = h_{11} \quad ; \quad A_v = -\frac{h_{21} R_L}{h_{11}} \quad ; \quad A_i = h_{21} \quad ; \quad Z_{out} = \frac{1}{h_{22}} \quad (12)$$

The cut off frequency is:

$$\omega_c = \frac{1}{R_{in} C} \quad (13)$$

III. Static and Dynamic Characteristics of an Irradiated n-MOSFET

III-1 Static Parameters

The n-MOSFET under investigation was fabricated using a 1 μm partially depleted SOI technology. The device is implemented within a 600 μm -diameter circular membrane located near an integrated micro-heater used for *in-situ* thermal annealing. Two auxiliary PIN diodes are placed on the membrane to monitor the temperature during operation. A detailed description of the fabrication process and the annealing procedure is available in Ref. [12]. Electrical characterization was carried out by measuring the drain current as a function of the gate-to-source voltage V_{GS} in both linear and saturation regimes, with the drain-to-source voltage V_{DS} fixed at 50 mV and 3 V, respectively. Measurements were performed before and after gamma irradiation. The gate dielectric of the investigated n-MOSFET consists of a 25 nm-thick thermally grown silicon dioxide (SiO_2) layer formed by dry thermal oxidation. The quality of this gate oxide, including its defect density and interface trap concentration, plays a critical role in the device response to gamma radiation exposure. Radiation-induced degradation primarily results from charge trapping within the oxide and from interface state generation at the Si-SiO₂ interface. Consequently, the parameters employed in the proposed modeling approach, such as the effective trapped charge density and equivalent doping variations, are directly related to these gate oxide properties and the fabrication technology.

Gamma irradiation experiments were performed at room temperature using a calibrated Co-60 source with a dose rate of 1.2 krad(Si)/h. The total ionizing dose was increased up to 348 krad(Si). Electrical measurements were conducted on several nominally identical devices in order to assess reproducibility. All devices exhibited consistent trends with limited sample-to-sample dispersion, and the results presented in this work correspond to averaged values representative of the technology. After irradiation, thermal annealing was performed at 120 °C for 30 minutes in ambient atmosphere using the integrated micro-heater.




Figure 2. Threshold voltage V_{th} extraction by linear extrapolation in the subthreshold region from the I_{DS} – V_{GS} characteristics plotted on a logarithmic scale.

The threshold voltage V_{th} was extracted using the conventional subthreshold extrapolation method. The drain current I_{DS} was plotted on a logarithmic scale as a function of the gate voltage V_{GS} , and a linear fit was performed in the subthreshold region, where the current exhibits an exponential dependence on V_{GS} . The threshold voltage was determined from the intersection of the extrapolated linear fit with the reference threshold current. This extraction procedure, illustrated in Fig. 2, follows the methodology reported in *Applied Physics Letters* **48**, 133–135 (1986).

The same extracted V_{th} values are consistently used in the determination Q_{ox-eff} and N_A^{eff} in order to avoid any artificial trend inversion and to ensure physical consistency.





Figure 3. a . The threshold-voltage as a function of n-MOSFET.

Figure3 b. Cross-Sectional schematic of

The total Ionizing Dose in the linear regime
oxide layer, trapped oxide

structure showing the

acceptor concentration

charges, and the effective

MOS capacitance

in the channel region of a n-

It clearly appears that the threshold-potential V_{th} shows a decreasing tendency as TID increases. Using a linear fit, the threshold potential $V_{th}(TID)$ reads in the linear-regime as:

$$V_{th}(TID)[V] = 1.53 - 129 \times 10^{-5} \times TID + 1.30 \times 10^{-6} \times TID^2 \quad [rad(SiO_2)] \quad (14)$$

As reported in Ref.[12], the threshold voltage shift ΔV_{th} is expected to result from a trapping of positive charges inside the oxide layer and at oxide n-channel. Let Q_{ox-eff} be the total density of oxide-and interface-trapped holes per unit area, ΔV_{th} is related to Q_{ox-eff} using the model (12):

$$Q_{ox} = -C_{ox} \Delta V_{th} \quad [C/cm^2] \quad (15)$$

Q_{ox-eff} represents a charge density per unit area and is therefore expressed in C/cm^2

with $\Delta V_{th} = V_{th}(TID) - V_{th}(TID = 0)$

From $V_{th} = V_{th}(TID)$, we have deduced the interfacial gate-oxide density Q_{ox-eff} versus TID. Obtained results are shown in Fig.4.




Figure 4. Effective concentration of acceptors and interface gate-oxide density as a function of Total Ionizing Dose.

As it is found, $Q_{\text{ox-eff}}$ shows an amount with increased gamma radiation dose. In terms of an analytical fitting, its expression is as follows:

$$Q_{\text{ox-eff}}(\text{TID}) = -1.46 \cdot 10^{-9} + 1.86 \cdot 10^{-10} \times \text{TID} - 2.009 \cdot 10^{-13} \times \text{TID}^2 \quad [\text{C}/\text{cm}^2] \quad (16)$$

As an illustrative picture, we report in the **Fig.3.b** the cross section of the MOS capacitance for a n-MOSFET under bias potentials V_{GS} and V_{DS} . The inset clearly shows the deposited interfacial holes under the effect of F_{GS} electric field. On the other hand, radiation hardening technologies reveal that thin gate oxide designs have a large capacitance which leads to a reduced threshold voltage shift. In terms of quantum tunneling, thin gate-oxide transistors favour the recombination of trapped holes with electrons initially located in the channel [22,23]. This can efficiently help MOSFET devices with thin gate-oxide thicknesses to become more hardened against hostile radiating environments. From the inset of Fig3, it is seen that the n-channel is located between ionized acceptors in Si-substrate and trapped holes. Physically, this implies that free electrons in the conductive channel are jointly subjected to a double electrostatic interaction. In terms of equilibrium charge balance, acceptors can be considered as partially compensated by equivalent donor centers. This leads to define an effective density of the doped acceptors as $N_{\text{A}}^{\text{eff}} = \alpha N_{\text{A}}$ where α represents the centesimal percent of compensation. According to this relation, the threshold voltage shift can be expressed as a function of $N_{\text{A}}^{\text{eff}}$ using the new model:

$$\Delta V_{\text{Th}}(\text{TID}) = K \left[-1 + \sqrt{\frac{N_{\text{A}}^{\text{eff}}}{N_{\text{A}}}} \right] \quad (17)$$

$$\text{with } K = \frac{2}{C_{\text{ox}}} \sqrt{\epsilon_0 \epsilon_r e N_{\text{A}} \phi_{\text{Fi}}}$$

In establishing this relation, we have assumed that K does not vary significantly with TID. For the parameters N_{A} , n_i and C_{ox} , we have taken the corresponding values $1.17 \cdot 10^{17} \text{ cm}^{-3}$, $1.51 \cdot 10^{10} \text{ cm}^{-3}$ and $1.38 \cdot 10^{-3} \text{ Fm}^{-2}$ respectively. From the measurements of V_{th} versus TID in the linear regime, we have deduced $N_{\text{A}}^{\text{eff}}$ and results are summarized in **Fig.5**. As clearly shown, $N_{\text{A}}^{\text{eff}}$ (cm^{-3}) exhibits a decreasing trend as the gamma radiation dose increases. Analytically, the effective doping concentration of acceptors is fitted by a quadratic law according to:

$$N_{\text{A}}^{\text{eff}}(\text{TID}) = 1.19 - 3.99 \cdot 10^{-3} \times \text{TID} + 5.41 \cdot 10^{-6} \times \text{TID}^2 \quad \text{in } 10^{-17} \text{ cm}^{-3} \quad (18)$$

So that, the choice of N_A^{eff} seems to be physically meaningful as Q_{ox-eff} to analyze the electron transport in an irradiated n-MOSFET. From $I_{DS}=I_{DS}(V_{GS})$ measurements in the linear regime, we have also extracted the transconductance. The relevant results are depicted in Fig.5.




Figure 5. The transconductance as measured versus Total Ionizing Dose in the linear regime.

Two peculiar features were revealed: (i) For a fixed V_{GS} the transconductance decreases with increased TID, (ii) Under a gamma radiation dose, the transconductance decreases as the gate-to-source voltage increases. On the other hand, the transconductance can be fitted by the TID-dependent expression:

$$g_{mLR}(TID) = a_0 + a_1 \times TID + a_2 \times TID^2 \quad (19)$$

$$a_0(V_{GS}) = 21.92 - 4.085 \times V_{GS}$$

$$a_1(V_{GS}) = 0.0412 - 0.104 \times V_{GS}$$

$$a_2(V_{GS}) = 5.88 \times 10^{-5} + 1.79 \times 10^{-5} \times V_{GS}$$

In the saturation regime, however, measurements of the drain current have been carried out as follows. Fig.6 depicts the relevant I_{DS} versus TID for different applied V_{GS} ranging from 1V to 3V.




Figure 6. The drain-current versus Total ionizing Dose in the saturation regime.

The drain is subjected to a fixed bias voltage $V_{DS}=3V$. The plots reveal that: (i) for a V_{GS} lower than 1.5V which corresponds to the threshold potential, the drain current does not show a significant change as the TID varies, (ii) Beyond this value, I-V at output exhibits, in contrary, an increasing tendency as TID increases. As it is also noted, the increasing of I_{DS} is more noticeable with increased V_{GS} . Similarly to I_{DS} in the linear regime, saturated I-V characteristics are found to be fitted as a function of TID by a polynomial law with V_{GS} -dependent coefficients.

$$I_{DS,sat}(TID) = a_0 + a_1 \times TID + a_2 \times TID^2 + a_3 \times TID^3$$

$$a_0(V_{GS}) = 87.37 - 138.59 \times V_{GS} + 52.27 \times V_{GS}^2 \quad (20)$$

$$a_1(V_{GS}) = a_1(\mu A \times Krad^{-1})$$

$$= 0.114 - 0.120 \times V_{GS} + 8.2510^{-3} \times V_{GS}^2$$

$$a_2(V_{GS}) = 2.8810^{-3} + 2.2910^{-3} \times V_{GS} - 1.5410^{-4} \times V_{GS}^2$$

$$a_3(V_{GS}) = 3.48 \cdot 10^{-6} - 3.4610^{-6} \times V_{GS} + 7.28 \cdot 10^{-8} \times V_{GS}^2$$

An attempt to explain the latter results will be subsequently proposed. The first feature is predictable since the conductive channel is not yet formed below the threshold potential. While the increase in I_{DS} as observed for V_{GS} greater than V_{th} is due presumably to the flow of an excess of free electrons originating from hole-electron pairs created at the vicinity of the channel in Si-substrate, In n-MOSFET transistors exposed to high TIDs, it is worth noting that this dysfunction can lead to a derivation of the operating point. From I-V measurements performed in the saturation regime, we have deduced as well the transconductance versus TID and V_{GS} , see Fig.7.




Figure 7. The transconductance as measured versus TID in the saturation regime.

As a main observation, the transconductance shows an increasing trend with increased TID. From a polynomial fitting, it was found that the transconductance can be written under the form:

$$g_{mSR}(TID) = a_0(V_{GS}) + a_1(V_{GS}) \times TID + a_2(V_{GS}) \times TID^2 + a_3(V_{GS}) \times TID^3$$

$$a_0(V_{GS}) = -288.2 + 146.52 \times V_{GS} \quad (21)$$

$$a_1(V_{GS}) = 0.149 - 0.117 \times V_{GS}$$

$$a_2(V_{GS}) = 4.32 \cdot 10^{-3} - 1.13 \cdot 10^{-5} \times V_{GS}$$

$$a_3(V_{GS}) = 7.98 \cdot 10^{-6} + 1.99 \cdot 10^{-6} \times V_{GS}$$

The latter static parameter to being deduced is the conductance. As an experimental support, the drain current I_{DS} has been measured versus V_{DS} only for TID=0 Krad and TID=348 Krad. The gate voltage is fixed at $V_{GS}=3V$. From the relevant I-V characteristics, we have determined the conductance versus V_{DS} . Results are shown in Fig.8.




Figure 8. The V_{DS} -dependent conductance as obtained for TID=0 Krad and TID=348 Krad.

It is thus found that the conductance shows a large amount with respect to that at TID=0 Krad for V_{GS} inferior to 2 V, which corresponds to $V_{DS,SAT}$. In the saturation regime, however, the conductance does not exhibit a significant change under the impact of gamma radiations. Note that, in the absence of experimental data for intermediate TIDs, it has not been possible to achieve a direct fitting. But the TID-dependence of this parameter can be derived from the transconductance by using the relationships

$$g_{DLR}(TID) = g_{mLR}(TID) = \frac{V_{GS} - V_{th}}{V_{DS}} \text{ for } V_{DS} < V_{DS,SAT} \quad (22)$$

$$g_{DSR}(TID) = g_{mSR}(TID) \frac{g_{mSR}^2}{4W\mu_n C_{ox}} \sqrt{\frac{2\epsilon_0\epsilon_{rsc}}{eN_A V_{DS} - V_{GS} + V_{th}}} \text{ for } V_{DS} > V_{DS,SAT}$$

The threshold-potential V_{th} and the transconductance in both regimes g_{mLR} and g_{mSR} have been calculated as a function of TID above.

III-2 Hybrid and Dynamic Parameters

A deal of interest has also been paid to the dynamic characteristics under the impact of gamma radiations. In section II, the hybrid parameters of the non- irradiated n MOSFET are defined by Eq. (10). As it is seen, they are related to the transconductance g_m , the total capacitance C and the resistance R_o at output. Note that these static parameters are affected by the TID. From Eq. (10), we can deduce the modulus of the hybrid parameters as a function of TID.

$$h_{11}(TID) = \frac{R_{in}}{\sqrt{1 + R_{in}^2 C^2(TID) \omega^2}} \quad (24)$$

$$h_{12} = 0$$


$$h_{21}(TID) = g_m(TID) * h_{11}(TID)$$

$$h_{22}(TID) = \frac{1}{R_D} * \frac{1}{R_o(TID)}$$

The TID-dependence of the dynamic parameters can be established as well using the set of relations:

$$\begin{aligned} Z_{in}(TID) &= h_{11}(TID) \quad (25) \\ A_v(TID) &= \frac{h_{21}(TID)R_L}{h_{11}(TID)} \\ A_i(TID) &= \frac{h_{21}(TID)}{1} \\ Z_{out}(TID) &= \frac{1}{h_{22}(TID)} \\ \omega_c(TID) &= \frac{1}{C(TID)R'_{in}} \end{aligned}$$

The small-signal model developed in this work is purely analytical and derived from the static I-V characteristics under quasi-static, low-frequency assumptions. Its purpose is to analyze qualitatively the evolution of AC parameters as a function of total ionizing dose. This model is not intended for RF or high-frequency operation, and all previous references to unrealistic frequencies have been removed. The gate-to-source voltage V_{GS} is treated as an adjustable variable. Using Eqs (24) and (25), we have computed the hybrid parameters and their related dynamic characteristics for the n-MOSFET investigated versus TID and V_{GS} . Fig.9 depicts the plots as obtained in the TID range 36.66 Krad-329.6Krad and for V_{GS} fixed at 2V and 3V respectively which correspond to the amplifier operating regime. As has been found: (i) For $V_{GS}=2V$, both the hybrid and dynamic parameters show a significant change under the effect of gamma radiations particularly at high gamma-ray doses, (ii) They, however, seem to be less impacted under the same TIDs at $V_{GS}=3V$.



(c) (d)

Figure 9. input/output Impedances (a); Current/Voltage Gains (b-c) and Cutoff Frequency (d) versus TID for $V_{GS}=2V$ and $3V$ respectively.

III-3 Novel Insights Compared to Existing Literature

To highlight the originality and relevance of the present results, we compare our observations with key findings from previous studies on radiation-induced degradation in MOSFETs. The experimental results reveal a clear degradation of the electrical characteristics of the n-channel MOSFETs as a function of the total ionizing dose, consistent with charge trapping in the gate oxide and interface state generation. These observations align well with the mechanisms described in previous studies [21,23], where oxide trapped charges induce threshold voltage shifts and increased leakage currents in MOS devices. Furthermore, the combined effect of gamma irradiation and electrical stress on the current mirrors shows a complex interplay between static and dynamic device parameters. The small-signal modeling results indicate that radiation not only affects the DC operating point but also significantly alters the transistor transconductance and output conductance, which is in agreement with the physics-based approaches developed by Zebrev et al. [22]. It is important to note that the dose rate and irradiation procedure also influence the device degradation, as discussed in [21–23]. Although our experiments were conducted under controlled dose rates, the observed trends suggest that recombination and annealing effects could modify the extent of radiation-induced damage. This underscores the necessity of considering both total dose and dose rate when interpreting the reliability of MOSFETs in radiation environments. Overall, our combined DC and AC analyses provides new insights into the electron transport degradation mechanisms in irradiated MOSFET current mirrors, extending the existing knowledge base by integrating static and dynamic perspectives.

IV. Summary and Conclusions

This work investigated the effects of gamma-ray-induced total ionizing dose on the electrical behavior of n-channel silicon MOSFETs. Experimental results demonstrated a progressive negative shift of the threshold voltage and degradation of both static and small-signal parameters with increasing radiation dose. An analytical modeling approach was proposed in which radiation-induced oxide trapped charges are treated as effective acceptor-like charge centers modifying the electrostatic conditions of the channel. This formulation preserves the classical MOSFET analytical structure while enabling a direct relationship between total ionizing dose and device parameters. The developed DC and low-frequency AC models provide a compact and physically consistent framework suitable for radiation reliability analysis and circuit-level simulations. Although the radiation-induced threshold voltage shift is a well-known phenomenon, the proposed equivalent modeling approach offers a practical analytical tool for linking experimental data to compact device models.

References

1. H. J. Barnaby, R. D. Schrimpf, A. L. Sternberg, V. Berthe, C. R. Cirba, and R. L. Sci., "Proton radiation response mechanisms in bipolaranalog circuits," *IEEE Trans. Nucl. Sci.*, vol. 48, pp. 2074, 2001.
2. M. Menichelli, B. Alpata, R. Batliston, M. Bizzarri, S. Blasko, L. Massoa, E. M. Fioria, A. Papia, and G. Scalieri, "Radiation damage of electronic components to be used in a space experiment," *Nuclear Physics B*, vol. 113, pp. 310, 2002.
3. N. Pushppa, K. C. Praveen, A. P. Gnana Prakash, Y. P. Prabhakara Rao, AmbujTripathi, and D. Revanna Siddaich, "A comparison of 48 MeV Li^{3+} ion, 100 MeV F^{8+} ion and Co-60 gamma irradiation effect on N-channel MOSFET," *Nucl. Instr. Meth. Res. A*, vol. 613, pp. 280, 2010.

4. A. Anjum, N. H. Vinayakprasanna, T. M. Pradeep, N. Pushpa, J. B. M. Krishna, and A. P. Gnana Prakash, "A comparison of 4 MeV Proton and Co-60 gamma irradiation induced degradation in the electrical characteristics of N-channel MOSFETs," *Nucl. Instr. Meth. Res. B*, vol. 379, pp. 265, 2016.
5. R. Freeman and A. Holmes-Siedle, "A simple model for predicting radiation effects in MOS devices," *IEEE Trans. Nucl. Sci.*, vol. 25, pp. 1216, 1978.
6. J. M. Benedetto, H. E. Boesch, and F. B. McLean, "Dose and energy dependence of interface trap formation in cobalt-60 and X-ray environments," *IEEE Trans. Nucl. Sci.*, vol. 35, pp. 1260, 1988.
7. M. Soubra, J. Cygler, and G. Maskay, "Evaluation of a dual bias dual metal oxide-silicon semiconductor field effect transistor detector as radiation dosimeter," *Med. Phys.*, vol. 21, pp. 567, 1994.
8. J. R. Schwank et al., "Radiation Effects in MOS Oxides," *IEEE Trans. Nucl. Sci.*, 2008.
9. G. I. Zebrev et al., "Physics-based modeling of TID induced global static leakage," *Microelectron. Reliab.*, 2018.
10. D. M. Fleetwood, "Evolution of Total Ionizing Dose Effects in MOS Devices," *IEEE Trans. Nucl. Sci.*, 2018.
11. T. R. Oldham and F. B. McLean, "Total ionizing dose effects in MOS oxides and devices," *IEEE Trans. Nucl. Sci.*, vol. 50, pp. 483, 2003.
12. J. Alvarado, V. Kilchyska, E. Boufouss, Soto-Guz, and D. Flandre, "A compact model for single event effects in PD SOI sub-micron MOSFETs," *IEEE Trans. Nucl. Sci.*, vol. 59, pp. 943, 2012.
13. C. Gwyn, "Model of radiation-induced charges trapping and annealing in the oxide layer of MOS devices," *J. Appl. Phys.*, vol. 40, pp. 4886, 1969.
14. M. M. Pejovic and A. B. Jaksic, "Contribution of fixed oxide traps to sensitivity of pMOS dosimeters during gamma ray irradiation and annealing at room and elevated temperature," *Sensors Actuators A: Phys.*, vol. 174, pp. 85, 2012.
15. S. Amor, N. André, V. Kilchyska, F. Tounsi, B. Mezghani, P. Gérard, Z. Ali, F. Udrea, D. Flandre, and L. A. Francis, "In situ-Thermal Annealing of On-Membrane SOI Semiconductor-Based Devices After High Gamma Dose Irradiation," *Nanotechnology*, vol. 28, pp. 184, 2017.
16. S. Amor, V. Kilchyska, D. Flandre, and P. Galy, "The recovery by in situ-annealing in fully-depleted MOSFET with active silicide resistor," *IEEE Electron Device Letters*, vol. 42, pp. 1085, 2021.
17. A. F. Laurent, S. Amor, A. Nicolas, K. Valeria, G. Pierre, A. Zeeshan, U. Florin, and F. Denis, "A Lower-Power and In Situ Annealing Technique for the Recovery of Active Device After Proton Irradiation," *EPJ Web of Conferences*, vol. 170, pp. 01006, 2018.
18. J. R. Schwank et al., "Radiation Effects in MOS Oxides," *IEEE Trans. Nucl. Sci.*, vol. 55, no. 4, pp. 1833–1853, 2008.
19. M. Oldham and F. McLean, "Total Ionizing Dose Effects in MOS Oxides and Devices," *IEEE Trans. Nucl. Sci.*, vol. 50, no. 3, pp. 483–499, 2003.
20. L. P. Lee et al., "Dose Rate Effects on Radiation-Induced Degradation of MOS Devices," *IEEE Trans. Nucl. Sci.*, vol. 44, no. 6, pp. 2315–2321, 1997.
21. D. M. Fleetwood, "The Role of Interface States in MOS Device Radiation Response," *IEEE Trans. Nucl. Sci.*, vol. 60, no. 3, pp. 1706–1720, 2013.
22. N. S. Saks, M. G. Ancona, and J. A. Modolo, "Generation of interface states by ionizing radiation in very thin MOS oxides," *IEEE Trans. Nucl. Sci.*, vol. 33, pp. 1185, 1986.
23. V. Gromov, A. J. Annema, R. Kluit, J. L. Visschers, and P. Timmer, "A radiation hard bandgap preference circuit in a standard 0.13 μm CMOS technology," *IEEE Trans. Nucl. Sci.*, vol. 54, pp. 2727, 2007.

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.