

Article

Not peer-reviewed version

A Family of Five-Level Pseudo-Totem Pole Dual Boost Converters

Qingsong Zhao , Guixi Miao , $\underline{\text{Hong Dai}}^*$, Cheng Jing , Jianyuan Xu , Wenjing Li , $\underline{\text{Hui Ma}}^*$

Posted Date: 26 May 2023

doi: 10.20944/preprints202305.1880.v1

Keywords: five-level dual boost converter; pseudo-totem pole (PTP); efficiency; voltage and current stress



Preprints.org is a free multidiscipline platform providing preprint service that is dedicated to making early versions of research outputs permanently available and citable. Preprints posted at Preprints.org appear in Web of Science, Crossref, Google Scholar, Scilit, Europe PMC.

Copyright: This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Disclaimer/Publisher's Note: The statements, opinions, and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions, or products referred to in the content.

Article

A Family of Five-Level Pseudo-Totem Pole Dual Boost Converters

Qingsong Zhao ¹, Guixi Miao ², Hong Dai ^{3,*}, Cheng Jing ³, Jianyuan Xu ¹, Wenjing Li ³ and Hui Ma ^{3,*}

- ¹ School of Electrical Engineering, China Shenyang University of Technology. Shenyang 110870, China
- ² State Gird Henan Anyang Power Supply Co., Ltd., Anyang 455000, China
- Ollege of Electrical Engineering and New Energy, China Three Gorges University, Yichang 443002, China
- * Correspondence: mahuizz119@126.com (H.M.); daihong@ctgu.edu.cn.

Abstract: In this paper, based on the pseudo-totem pole (PTP) circuit, a family of five-level PTP dual boost converters (PDBC) is proposed. Dual boost converter has some unique advantages such as no bridge arm shoot-through risk and no switch body diode reverse recovery problem, so that it has a good application prospect. Compared with conventional three-level PTP converters, PDBCs has higher power density, higher efficiency, and low voltage and current stress. The topological derivation process, working principle, modulation and strategy of the topology are analyzed firstly. Further, the number of power devices, the switches voltage and current stress of the proposed topology is analyzed. Finally, a representative five-level PDBC experimental prototype is designed with AC input 220V/50Hz, DC output 400V/1kW, and peak efficiency of 98.27%. The experimental results show that the five-level PDBC proposed in this paper has higher efficiency and verify the correctness of the topology.

Keywords: five-level dual boost converter; pseudo-totem pole (PTP); efficiency; voltage and current stress

1. Introduction

With the development of power electronics technology, the neutral point clamped (NPC) multi-level converter has attracted more and more scholars' attention [1-2]. Multi-level NPC converters has the advantages of high efficiency, high power density, low total harmonic distortion (THD), low voltage and current stress [3-5]. Therefore, multi-level NPC converters are widely used in medium and high power, medium voltage applications [6-9], such as electric vehicles (EVs), motor drives, electrical railway traction, and DC-bus microgrids [10-13].

Compared with IGBT, power MOSFET has some excellent characteristics such as high frequency operation, low switching loss, and low conduction loss. Therefore, power MOSFET is widely used in low-power converters to improve efficiency and reduce the volume. However, due to the poor reverse recovery characteristics of body diode, MOSFET-based have a risk of device failure, which is related to the phase-leg shoot, may cause false triggering of the gate voltage. Therefore, conventional H-bridge converters often used IGBTs [14-17]. The dual boost/buck converter can avoid the shoot-through problem effectively, and the freewheeling current flows through the independent diode to solve the MOSFET body diode reverse recovery problem [14-21]. However, due to the two inductance structure of the dual boost/buck converter, the volume and weight of the converter will increase. In this regard, in [16, 17, 22], the multi-level dual boost/buck converter is proposed to reduce the size and weight of this type of topology.

The bridgeless converter has high power factor (PF), low THD, and high efficiency. It usually includes the basic bridgeless converters, the bidirectional-switch bridgeless converters, the totem pole bridgeless converters, and the PTP bridgeless converters [22-24]. Among them, the PTP bridgeless converter has a simple structure, few semiconductor devices conducting in the series loop, and a natural dual boost structure. In order to increase the power density and reduce the THD, the PTP bridgeless converter must work at a higher frequency. Moreover, all the active devices in the circuit bear the DC voltage, which cause the high voltage stress [3].

2

Figure 1 shows two common five-level converter topologies. Figure 1a is conventional five-level converter (CFLC), which is widely used in bidirectional power flow scenario such as vehicle to gird (V2G). However, the number of switch is large, which can be further optimized for reduce the number of switch. Figure 1b is unidirectional five-level converter proposed in [25], which using only one NPC bridge arm in CFLC to reduce the number of switch. However, there is less topology derivation process. In [4], a new five-level converter with high power density is proposed and the current stress is analyzed, however, the number of active devices is large, and the cost is high. In [14, 16], the PTP bridgeless structure is adopted to achieve five-level dual buck grid-connected inverter, and summarizes a topology structure method to expand the circuit. However, the utilization of two input inductors is low.




Figure 1. The common five-level converter topologies. (a) Conventional five-level converter; (b) Converter proposed in [25].

Based on the above analysis, the bridge arm of the topology proposed in [25] is used as the prototype to obtain new five-level bridge arms. By cascading five-level bridge arms with the three-level PTP circuit, a family of five-level PDBCs is proposed. The proposed PDBC optimizes the three-level PTP converter in terms of large volume and large switching loss, and retaining the dual boost structure, which have advantages of high reliability.

The structure of this paper is as follows. Section 2 derives the PDBC in detail and analyzes the working principle. Section 3 designs the control and modulation strategy of PDBC. In section 4, the voltage and current stress are analyzed. Section 5 conducts experimental verification on PDBC. Finally, section 6 concludes the paper.

2. Topological Derivation and Operating Principle

2.1. Topological Derivation

Figure 2 shows the three most commonly used clamping bridge arm structures in five-level converters. A new five-level converter can be obtained by cascading these three clamping bridge arm structures with a three-level circuit.

In this paper, the bridge arm shown in Figure 2b is used to generate a new bridge arm, as shown in Figure 3. For ease of description, the bridge arms are numbered below each bridge arms i.e. A1, A2. Firstly, the two diodes on the right side of A4 are replaced with MOSFETs to get A1*. Then removed S_2 and S_4 of A1*, and reconnected them to get a new bridge arm A2, as shown in Figure 3a. In the same way, remove S_1 and S_3 of A1*, and then reconnect them to obtain a new bridge arm A3, as shown in Figure 3b.




Figure 2. Three most commonly used clamping bridge arm structures. (a) T-type three-level bridge arm structure; (b) Diode Neutral Point Clamping (DNPC) three-level bridge arm structure; (c) Single switch three-level bridge arm structure.




Figure 3. Topology derivation. (a) Topology derivation of A2; (b) Topology derivation of A3.

Through the bridge arm transformation in Figure 3, new bridge arms A2 and A3 are derived. Figure 4 shows a family of five-level PTP dual boost converters, which named as PDBC-I, PDBC-II and PDBC-III, respectively. It can be seen in Figure 4, the PTP dual boost converter is cascaded with Figure 2(a), A2, and A3 to generate the PDBCs, respectively.




Figure 4. A family of five-level PTP dual boost converters. (a) PDBC-I; (b) PDBC-II; (c) PDBC-III.

Compared with the traditional five-level converter, a family of PDBCs proposed in this paper reduces the number of MOSFETs by four, so it can effectively reduce the converter loss. It is worth mentioning that the three power flow converters proposed in this paper can all achieve bidirectional power flow after a slight circuit modification.

2.2. Operating Principle

Based on the above analysis, this paper takes the PDBC-II as an example for working mode analysis. Figure 5 shows the key waveforms of one power cycle, which are corresponding to the six working modes in Figure 6. For ease of analysis, it is assumed that the circuit works in continuous conduction mode (CCM), the inductances and capacitors are large enough, the capacitor voltage

4

 U_{c1} = U_{c2} = U_{dc} /2, and the DC voltage U_{dc} is remain constant. Figure 6 shows the six working modes of PDBC-II, which are corresponding to 0, $\pm 0.5 U_{dc}$ and $\pm U_{dc}$, respectively. The six working modes are analyzed as follows.




Figure 5. Key waveforms of six working modes in one cycle.

Working mode 1: During [t_0 , t_1] shown in Figure 5, the grid voltage $u_g>0$, $u_{aN}=0$, $u_{bN}=u_g$. In this mode, the current path is shown in Figure 6a. As shown in Figure 6a, the switch S_1 is ON, the diode D_4 is ON, and the other active components are OFF. The capacitors C_1 and C_2 are discharging to the load R_L .

Working mode 2: During [t₁, t₂] shown in Figure 5, the grid voltage $u_g>0$, $u_aN=u_bN=U_dc/2$. In this mode, the current path is shown in Figure 6b. As shown in Figure 6b, the switch S_3 is ON, the body diodes of S_2 and S_4 are ON, the diode D_1 is ON, and the other active components are OFF. The capacitor C_1 is charging and C_2 is discharging to the load R_L .

Working mode 3: During [t₂, t₃] shown in Figure 5, the grid voltage u_g>0, u_a N= u_b N= U_d c. In this mode, the current path is shown in Figure 6c. As shown in Figure 6c, the body diode of S₂ is ON, the diodes D₁ and D₄ are ON, and the other active components are OFF. The capacitors C₁ and C₂ are charging, and the AC power supplies to the load R_L.

Working mode 4: During [t₃, t₄] shown in Figure 5, the grid voltage u_g <0, u_{bN} = u_g , u_{bN} =0. In this mode, the current path is shown in Figure 6d. As shown in Figure 6d, the switch S₂ is ON, the body diode of S₃ is ON, the diode D₃ is ON, and the other active components are OFF. The capacitors C₁ and C₂ are discharging to the load R_L.

Working mode 5: During [t4, t5] shown in Figure 5, the grid voltage $u_g<0$, $u_aN=u_bN=-U_dc/2$. In this mode, the current path is shown in Figure 6e. As shown in Figure 6e, the switch S4 is ON, the body diodes of S1 and S3 are ON, the diode D2 is ON, and the other active components are OFF. The capacitor C2 is charging and C1 is discharging to the load RL.

Working mode 6: During [t_5 , t_6] shown in Figure 5, the grid voltage u_g <0, u_a N= u_b N=-Udc. In this mode, the current path is shown in Figure 6f. As shown in Figure 6f, the body diodes of S₁ and S₃ are ON, the diodes D₂ and D₃ are ON, and the other active components are OFF. The capacitors C₁ and C₂ are charging, and the AC power supplies to the load R_L.




Figure 6. The six working mode of PDBC-II. (a) Working mode 1; (b) Working mode 2; (c) Working mode 3; (d) Working mode 4; (e) Working mode 5; (f) Working mode 6.

Based on the six working mode analysis above, the switching pulse distribution of PDBC-II is summarized, as shown in Table 1. Where "0" and "1" represent switching off and on, " \uparrow " and " \downarrow " represent capacitor charging and discharging, respectively. It can be seen from Table I that the PDBC-II has at most one switch ON in each mode, so the PDBC-II has a lower conduction loss.

Table 1. Switching pulse distribution of PDBC-II.

Mode	$i_{ m g}$	S ₁	S_2	S ₃	S ₄	C ₁	C ₂	U aN	<i>u</i> bn
1	>0	1	0	0	0	Ţ	↓	0	$u_{\rm g}$
2	>0	0	0	1	0	↑	↓	$U_{ m dc}/2$	$U_{ m dc}/2$
3	>0	0	0	0	0	†	†	$U_{ ext{dc}}$	$U_{ m dc}$
4	<0	0	1	0	0	↓	↓	$u_{\rm g}$	0
5	<0	0	0	0	1	\	†	$-U_{\rm dc}\!/2$	$-U_{\rm dc}/2$
6	<0	0	0	0	0	1	†	$-U_{\rm dc}$	$-U_{dc}$

3. Control and Modulation Strategy

3.1. Control Strategy

In this paper, a double closed loop control system suit for PDBCs is designed, both the voltage outer loop and the current inner loop adopt PI controller. The control block diagram of the PDBCs is

6

$$G_{\rm pi} = (\mathbf{k}_{\rm p} \cdot \mathbf{s} + \mathbf{k}_{\rm i})/s \tag{1}$$




Figure 7. Key waveforms of six working modes in one cycle.

The voltage outer loop is used to keep the output voltage U_{dc} stable, whose output is the reference value of the current inner loop. Firstly, the difference between the DC side voltage U_{dc} and its reference value U_{dc} * is send into the PI controller to obtain an error signal. Then, the error signal is multiply with the phase information of the grid voltage u_g . As a result, the input reference signal i_g * of the current inner loop is obtained.

The current inner loop is used to ensure that the waveform of i_g is sinusoidal and control the power factor close to 1. Firstly, the difference between the AC side current i_g and the reference signal i_g^* (the output of the voltage outer loop) is sent to the PI controller. Then, the output of the PI controller is multiply with kU_{dc}*. Finally, its output is taken the difference with the grid voltage ug to get PWM reference signal v_{ref} .

The neutral point (NP) balance of the DC side capacitor is attained by the phase delay control method in this paper. Firstly, the difference between the voltage signals of the capacitors C₁ and C₂ is compared with the reference value. Then, the result is sent to the PI controller to obtain correction signal, which is added to the modulation wave after limiting the amplitude. Therefore, the NP voltage balance is achieved by adjusting the capacitor charging and discharging time.

3.2. Modulation Strategy

In this paper, the multi-carrier PWM modulation strategy is used to generate switching pulse distribution for proposed PDBCs. The PDBC-II is taken as an example to illustrate the switching pulse distribution and bridge arm voltage u_{aN} , u_{bN} of multi-carrier PWM modulation strategy, as shown in Figure 8, where $v_{c1}(t)$, $v_{c2}(t)$, $v_{c3}(t)$, $v_{c4}(t)$, and $v_{ref}(t)$ represent four carrier signals and reference signal, respectively. The reference signal $v_{ref}(t)$ is compared with $v_{c1}(t)$, $v_{c2}(t)$, $v_{c3}(t)$, $v_{c4}(t)$ to obtain the switching pulse waveform of the switches S₁, S₂, S₃, and S₄.

In the positive half-cycle the PWM modulation strategy, the duty cycle can be derived from (2) to (6). Where $U_{g,max}$, T_{on} , and T_{off} is the amplitude of AC voltage, the turn on and off time of the switch, respectively. The modulation ratio M and duty ratio D can be defined as follows:

$$M = U_{\rm g,max} / U_{\rm dc} \tag{2}$$

$$D = T_{\rm on} / (T_{\rm on} + T_{\rm off}) \tag{3}$$




Figure 8. Diagram of modulation strategy.

When $0 < v_{ref}(t) < 0.5$, the PDBCs operate alternately in working mode 1 and working mode 2. At this time, the inductance volt-second balance has the following relationship:

$$\left(u_{\rm g} - 0.5U_{\rm dc}\right) \cdot T_{\rm on} = \left(U_{\rm dc} - u_{\rm g}\right) \cdot T_{\rm off} \tag{4}$$

The duty cycle D_1 is derived from (2) to (4):

$$D_1 = 1 - 2M\sin(wt) \tag{5}$$

Similarly, when $0.5 < v_{ref}(t) < 1$, the PDBCs operate alternately in working mode 2 and working mode 3. The duty cycle D_2 can be obtained as follows:

$$D_2 = 2 - 2M\sin\left(wt\right) \tag{6}$$

Based on (5) and (6), when PDBCs operates in the positive half-cycle, the duty cycle change curve is shown in Figure 9. Where the green curve represents the duty cycle D_1 , the yellow curve represents the duty cycle D_2 , θ_1 and θ_2 are the two angles of alternation between $v_{c1}(t)$ and $v_{c2}(t)$.




Figure 9. Change curve of duty cycle in the positive half-cycle.

It is assumed that, the amplitude of $v_{ref}(t)$ is 1 (after normalization), the θ_1 and θ_2 can be calculated as follows:

$$\theta_1 = \arcsin 0.5 = \frac{\pi}{6} \tag{7}$$

$$D_2 = 2 - 2M\sin\left(wt\right) \tag{8}$$

4.1. Voltage Stress Analysis

Based on the working mode analysis of Figure 6, the switches and diodes voltage stress of three PDBCs are summarized, as shown in Table 2. It can be seen from Table 2 that part of the components voltage stress on the three level bridge is reduced by half. In addition, the PDBC-II and PDBC-III have three components voltage stress reduced by half, while PDBC-I only have two components voltage stress reduced by half. Therefore, in terms of cost, PDBC-II and PDBC-III have the lower cost compared with PDBC-I.

Table 2. Voltage stress of three PDBCs.

Components	PDBC-I	PDBC-II	PDBC-III
S _{1,2}	$U_{ m dc}$	U_{dc}	$U_{ m dc}$
S _{3,4}	$U_{dc}/2$	$U_{ m dc}/2$	$U_{ m dc}/2$
$D_{1,2}$	$U_{ ext{dc}}$	$U_{ m dc}$	$U_{ ext{dc}}$
D_3	$U_{ m dc}$	$U_{dc}/2$	$U_{ ext{dc}}$
D_4	$U_{ ext{dc}}$	$U_{ m dc}$	$U_{ m dc}/2$




Figure 10. The current stress of PDBC-II.

4.2. Current Stress Analysis

To estimate the conduction loss of the switches and diodes, it is necessary to calculate the average value and the root mean square (RMS) value of the current flowing through the switches and diodes. In this section, PDBC-II is taken as an example to conduct the current stress analysis. Figure 10 shows the current stress simulation waveform of PDBC-II in the Matlab/Simulink environment. It is easy to know from Figure 9, the switching times of two duty cycle D_1 , D_2 in Figure 10 are $T_g/12$ and $5T_g/12$ (T_g is one power frequency cycle), respectively. Based on Figure 10, the theoretical derivation of the average value and RMS value of the current flowing through the semiconductor device can be shown as (9) to (18). For the following calculations, it is assumed that the AC side current is a sine wave, the DC side voltage remains unchanged, and the switching frequency f_g is much greater than the grid frequency f_g .

The RMS and average value of diode D_1 , D_2 current is calculated by (9):

8

Substituting (5) into (9), the RMS and average values of diodes D₁, D₂ can be obtained:

$$\begin{cases}
I_{\text{D1,2,rms}} = \frac{\sqrt{6}I_{\text{g,max}}}{24\sqrt{\pi}} \cdot \sqrt{6\pi + 15\sqrt{3} + (128 - 72\sqrt{3})M} \\
I_{\text{D1,2,avg}} = \frac{I_{\text{g,max}}}{12\pi} \cdot \left[\pi + 3\sqrt{3} + (2\pi - 3\sqrt{3})M\right]
\end{cases} \tag{10}$$

The RMS and average value of MOSFET S₁, S₂ current is calculated by (11):

$$\begin{cases}
I_{\text{S1,2,rms}}^{2} = \frac{2}{T_{g}} \left[\int_{0}^{\frac{T_{g}}{12}} D_{1} \cdot i_{g}^{2} dt + \int_{\frac{7T_{g}}{12}}^{\frac{3T_{g}}{4}} \left(\frac{i_{g} + 0.5I_{g,\text{max}}}{2} \right)^{2} dt \right] \\
I_{\text{S1,2,avg}} = \frac{2}{T_{g}} \left[\int_{0}^{\frac{T_{g}}{12}} D_{1} \cdot i_{g} dt + \int_{\frac{7T_{g}}{12}}^{\frac{3T_{g}}{4}} \left| \frac{i_{g} + I_{g,\text{max}}}{2} \right| dt \right]
\end{cases}$$
(11)

Substituting (5) into (11), the RMS and average values of MOSFET S₁, S₂ can be obtained:

$$\begin{cases}
I_{\text{S1,2,ms}} = \frac{\sqrt{6}I_{\text{g,max}}}{24\sqrt{\pi}} \cdot \sqrt{14\pi - 21\sqrt{3} + (72\sqrt{3} - 128)M} \\
I_{\text{S1,2avg}} = \frac{I_{\text{g,max}}}{12\pi} \cdot \left[12 - \pi - 3\sqrt{3} + (3\sqrt{3} - 2\pi)M\right]
\end{cases}$$
(12)

The RMS and average value of MOSFET S3 current is calculated by (13):

$$\begin{cases}
I_{\text{S3,rms}}^{2} = \frac{4}{T_{g}} \left[\int_{0}^{\frac{T_{g}}{12}} D_{1} \cdot i_{g}^{2} dt + \int_{\frac{T_{g}}{12}}^{\frac{T_{g}}{4}} D_{2} \cdot i_{g}^{2} dt + \int_{\frac{T_{g}}{2}}^{\frac{3T_{g}}{4}} i_{g}^{2} dt \right] \\
I_{\text{S3,avg}} = \frac{2}{T_{g}} \left[\int_{0}^{\frac{T_{g}}{12}} D_{1} \cdot i_{g} dt + \int_{\frac{T_{g}}{12}}^{\frac{T_{g}}{4}} D_{2} \cdot i_{g} dt + \int_{\frac{T_{g}}{2}}^{\frac{3T_{g}}{4}} |i_{g}| dt \right]
\end{cases}$$
(13)

Substituting (5) and (6) into (13), the RMS and average values of MOSFET S₃ can be obtained:

$$\begin{cases} I_{\text{S3,rms}} = \frac{I_{\text{g,max}}}{2\sqrt{3\pi}} \cdot \sqrt{3\sqrt{3} + 10\pi - 32M} \\ I_{\text{S3,avg}} = \frac{I_{\text{g,max}}}{\pi} \cdot \left(\sqrt{3} + 2 - \pi M\right) \end{cases}$$

$$(14)$$

The RMS and average value of MOSFET S4 current is calculated by (15):

$$\begin{cases}
I_{\text{S4,rms}}^{2} = \frac{4}{T_{g}} \left[\int_{0}^{\frac{T_{g}}{12}} D_{1} \cdot i_{g}^{2} dt + \int_{\frac{T_{g}}{12}}^{\frac{T_{g}}{4}} D_{2} \cdot i_{g}^{2} dt \right] \\
I_{\text{S4,avg}} = \frac{4}{T_{g}} \left[\int_{0}^{\frac{T_{g}}{12}} D_{1} \cdot i_{g} dt + \int_{\frac{T_{g}}{12}}^{\frac{T_{g}}{4}} D_{2} \cdot i_{g} dt \right]
\end{cases} (15)$$

Substituting (5) and (6) into (15), the RMS and average values of MOSFET S₄ can be obtained:

9

$$\begin{cases} I_{\text{S4,rms}} = \frac{I_{\text{g,max}}}{2\sqrt{3\pi}} \cdot \sqrt{3\sqrt{3} + 10\pi - 32M} \\ I_{\text{S4,avg}} = \frac{I_{\text{g,max}}}{\pi} \cdot \left(\sqrt{3} + 2 - \pi M\right) \end{cases}$$
(16)

The RMS and average value of diode D₃, D₄ current is calculated by (17):

$$\begin{cases}
I_{D3,4,rms}^{2} = \frac{2}{T_{g}} \left[\int_{0}^{\frac{T_{g}}{12}} (1 - D_{1}) \cdot i_{g}^{2} dt + \int_{\frac{T_{g}}{12}}^{\frac{T_{g}}{4}} (1 - D_{2}) \cdot i_{g}^{2} dt \right] \\
I_{D3,4,avg} = \frac{4}{T_{g}} \left[\int_{0}^{\frac{T_{g}}{12}} (1 - D_{1}) \cdot i_{g} dt + \int_{\frac{T_{g}}{12}}^{\frac{T_{g}}{4}} (1 - D_{2}) \cdot i_{g} dt \right]
\end{cases} (17)$$

Substituting (5) and (6) into (17), the RMS and average values of diodes D₃, D₄ can be obtained:

$$\begin{cases} I_{\text{D3,4,rms}} = \frac{I_{\text{g,max}}}{2\sqrt{6\pi}} \cdot \sqrt{32M - 3\sqrt{3} - 4\pi} \\ I_{\text{D3,4,avg}} = \frac{I_{\text{g,max}}}{2\pi} \cdot \left(\pi M - \sqrt{3}\right) \end{cases}$$
(18)

Figure 11 shows the change curve of the average value and RMS value of the switches and diodes with the modulation ratio M after normalization of $I_{g,max}$. It can be seen from Figure 11 that the current RMS value and average value of each components have the same trend. Since $I_{g,max}$ are normalized, the trend shown in Figure 11 is also applicable under different power levels, which is of great significance for studying the working principle of the rectifier.




Figure 11. Power component average & RMS current stress as functions of the modulation ratio M normalized: Ig.max. (a) Average value; (b) RMS value.

To verify the correctness of the current stress formula deduced in this paper, the current stress value of the switches and diodes is measured in Matlab/Simulink environment under 1kW power rate. Figure 12 shows the comparison between the calculated value and the simulated value of the current stress. It can be seen from Figure 12, the calculated current stress in this paper is consistent with the simulated value, which verifies the correctness of the current stress formula.




Figure 12. Current stress comparison of calculated and simulated value.

4.3. Loss Analysis

Based on the above current stress analysis, this section analyzes the loss and efficiency of the proposed PDBCs. The losses of MOSFET mainly include conduction losses and switching losses. When the MOSFET is on-state, the on-state resistance r_{ds} resulting the conduction losses. The conduction losses P_{con} can be calculated as (19), where $I_{S,rms}$ is the RMS value of the current flowing through the MOSFET, which can be obtained from the current stress analysis.

$$P_{\rm con} = I_{\rm S.rms}^{2} \cdot r_{\rm ds} \tag{19}$$

During the drain current and voltage conversion process of the MOSFET, the switching losses is generated. The switching losses which can be calculated by (20), where U_{in} , I_{o} , t_{on} , t_{off} , and f_{s} are the RMS value of the input voltage, the output current, the switching process drain current and voltage conversion crossover time, and the switching frequency, respectively.

$$P_{\rm sw} = 0.5U_{\rm in} \cdot I_{\rm o} \cdot \left(t_{\rm on} + t_{\rm off}\right) f_{\rm s} \tag{20}$$

Similarly, the power losses of the diode in a cycle consists mainly of static losses and dynamic losses. For the static losses, since the fast recovery diode is employed in this paper, there is only the on-state losses are considered. The dynamic losses of the diode can be calculated with (21), where U_f is the forward conduction voltage, $I_{D,avg}$ is the average value of the diode.

$$P_{\rm Son} = \int_0^{T_{\rm g}} u \cdot i dt / T_{\rm g} = U_{\rm f} \cdot I_{\rm D,avg}$$
 (21)

Compared with the reverse recovery time t_r , the forward recovery time t_f is negligible, therefore the turn-on losses can be ignored. The turn-off losses can be calculated with (22), where U_{rp} and I_{rp} are the reverse peak voltage and current, t_b is the reverse current fall time.

$$P_{\text{Doff}} = \int_{t_0}^{t_2} u_F(t) \cdot i_F(t) dt / T_S = 0.5 U_{\text{rp}} I_{\text{rp}} t_b f_s$$
 (22)

In this paper, the MOSFETs and diodes employ IRFP450 and RHRP3060, respectively. According to the data sheet, the parameters for IRFP450 and RHRP3060 are shown in Table 3. The switching frequency f_s =20kHz.

Table 3. Component parameters.

Components	Parameters	Values
	The on-state resistance rds	0.4Ω
	The on-delay time td(on)	17ns
IRFP450	The rise time $t_{\rm r}$	47ns
	The turn-off delay time td(off)	92ns
	The fall time to	44ns
	The conduction voltage U _f	1.7V
DI IDDOCCO	The reverse peak voltage U_{rp}	600V
RHRP3060	The reverse peak current I_{rp}	$250\mu A$
	The reverse current fall time tb	18ns

Based on (9) to (22), the losses of the proposed three PDBCs and CFLC at different output power are calculated respectively. According to the results of the losses calculation, the efficiency diagram at different output power rate is generated, as shown in Figure 13. It can be seen from Figure 13, the four circuits reach peak efficiency around 300W. However, when the output power is over 300W, the efficiency declines slowly as the output power increase. The peak efficiency of PDBC-I is 98.27%, which is the highest in the four circuits. In addition, as the output power level increases, the efficiency of the PDBC-I reaches the highest of the four circuits. Therefore, PDBC-I is more suitable at higher power rate.




Figure 13. Diagram of efficiency analysis.

5. Experimental Verification

In order to verify the feasibility of the PDBC proposed in this paper and the correctness of the theoretical analysis, PDBC-II [shown in Figure 4(b)] is selected for corresponding experimental verification, as shown in Figure 14. The experimental circuit design mainly includes EMI circuit, auxiliary power supply, main power circuit, signal sampling circuit, MOSFET drive circuit, and protection control circuit. The circuit experimental parameters are shown in Table 4, the controller employ DSP28335, the MOSFETs and diodes employ IRFP450 and RHRP3060, respectively.

Table 4. Main parameters.

Parameters	Label	Value
The input filter inductors	L ₁ , L ₂	2mH
The DC-side capacitors	C_1 , C_2	1000µF
The input voltage	$u_{ m g}$	RMS 220V
The output voltage	$ m U_{dc}$	400V

The rated output power	Po	1000W
The grid frequency	$f_{\mathtt{g}}$	50Hz
The switching frequency	$f_{ m s}$	20kHz




Figure 14. Experimental platforms.

Figure 15 shows the PDBC-II steady-state experimental waveforms of the input and output sides at 1kW rated power. Figure 15a shows the voltage waveforms of the single-phase AC power supply voltage $u_{\rm g}$, the input side current $i_{\rm g}$, and the DC side voltage U_{dc}, U_{C1}, U_{C2}. As seen from Figure 15a, the input power supply voltage $u_{\rm g}$ is in phase with the input side current $i_{\rm g}$, and it is consistent to achieve power factor correction. The DC side voltage U_{dc} is stable at 400V, and the capacitor voltage U_{C1}, U_{C2} remains dynamically balanced at 200V. Figure 15b shows the bridge arm voltage $u_{\rm aN}$, $u_{\rm bN}$ waveform and the input inductor current $i_{\rm L1}$, $i_{\rm L2}$ waveform. As can be seen from Figure 15b, the waveform of inductor current $i_{\rm L1}$ phase ahead 180° of inductor current $i_{\rm L2}$. Similarly, the bridge arm voltage $u_{\rm aN}$, $u_{\rm bN}$ waveform changes in positive and negative half-cycles alternately, which is consistent with Figure 6 and Table 1.




Figure 15. Steady-state experimental waveforms. (**a**) The voltage waveforms of power supply voltage u_{g} , current i_{g} , and the DC side voltage U_{dc} , U_{C1} , U_{C2} ; (**b**) The bridge arm voltage u_{aN} , u_{bN} and the inductor current i_{L1} , i_{L2} .

Figure 16 shows the PDBC-II switching pulse distribution experimental waveform. As can be seen from Figure 16, the switches S_1 - S_4 has a short high-frequency switching time. As a result, the switching losses of PDBC-II is relatively low. In addition, the switches S_3 and S_4 symmetrically action in positive and negative half-cycle, which is consistent with the switching pulse distribution of Table 1.




Figure 16. Switching pulse distribution experimental waveform.

Figure 17 shows the PDBC-II voltage and current stress experimental waveforms of the switches at 1kW rated power. Figure 17a shows the voltage stress waveform of the switches S_1 - S_4 . It can be seen from Figure 17a that the maximum voltage stress of the four switches U_{S1} = U_{S2} ≈400V, U_{S3} = U_{S4} ≈200V, i.e. the partial voltage stress is halved, which is consistent with the voltage stress analysis in Table 2. Figure 17b shows the waveform of the inductor current, diode D_1 current i_{D1} , the switch S_1 current i_{S1} . As can be seen from Figure 17b, the switch current i_{S1} waveform is enveloped by the inductor L_1 current i_{L1} waveform in the positive half cycle. In addition, the current i_{D1} , i_{S1} changes at high frequencies during the $[0, T_g/12]$ and $[5T_g/12, T_g/2]$ (where T_g is the grid period), which is the same as the simulation waveforms in Figure 10.




Figure 17. Voltage and current stress experimental waveforms. (a) The voltage stress waveform of switches S_1 - S_4 ; (b) The inductor current i_{D_1} , diode D_1 current i_{D_1} , and the switch S_1 current i_{S_1} .

Figure 18 shows the THD test results of PDBC-II at 1kW rated power. As can be seen from Figure 18, at the switching frequency of 20kHz, the THD of PDBC-II is 3.2%, which meets the IEC 6100-3-2 standard.




Figure 18. THD test results of PDBC-II.

6. Conclusions

In this paper, combining the three-level PTP circuit and the five-level NPC bridge arm, a family of PDBCs is proposed by transforming the NPC bridge arm. The proposed circuit reduces the volume of the filter inductor to increase the power density of the circuit and improves the working efficiency of the circuit. Through comparative analysis of voltage and current stress, loss, the following conclusions are drawn.

- 1) The experimental results show that the PDBCs proposed in this paper has a good input and output waveform at low switching frequency. Therefore, the PDBCs can improve overall efficiency by reducing switching losses.
- 2) The efficiency of the five PDBCs proposed in this paper is higher than CFLC. The PDBC-I has the smallest loss and the highest efficiency, with a peak efficiency of 98.27%, and its overall performance is the best.
- 3) Compared with the conventional three-level PTP circuit, the five PDBCs proposed in this paper have higher power density, and the voltage stress of some devices is reduced by half. In addition, the PDBC-II and PDBC-III more devices have the voltage stress halved, so their cost is lower.

Conflicts of Interest: The authors declare no conflict of interest.

References

- 1. M. T. Shah, S. K. Chauhan and P. N. Tekwani, "Analysis of multiaxis current controller for power system friendly front-end converter employing two-level and three-level topologies," IEEE Trans. Ind. Electron., vol. 68, no. 1, pp. 586-597, Jan. 2021.
- 2. K. Li, A. Formentini, D. Dewar and P. Zanchetta, "Controller design of an active front-end converter keeping in consideration grid dynamic interaction," IEEE Trans. Ind. Electron., vol. 69, no. 5, pp. 5195-5206, May 2022.
- 3. M. Gendrin, J. Gauthier and X. Lin-Shi, "A predictive hybrid pulse-width-modulation technique for active-front-end rectifiers," IEEE Trans. Power Electron., vol. 32, no. 7, pp. 5487-5496, Jul. 2017.
- 4. C. Kang, W. Wang, W. Li, H. Du and L. Diao, "Balance midpoint potential control of three-level boost converter for rail transit application," IEEE Access, vol. 7, pp. 47737-47746, 2019.
- 5. J. Ebrahimi, H. Karshenas and A. Bakhshai, "A five-level nested diode-clamped converter for medium-voltage applications," IEEE Trans. Ind. Electron., vol. 69, no. 7, pp. 6471-6483, Jul. 2022.
- 6. Y. Zhang, Y. Bai, H. Yang and B. Zhang, "Low switching frequency model predictive control of three-level inverter-fed IM drives with speed-sensorless and field-weakening operations," IEEE Trans. Ind. Electron., vol. 66, no. 6, pp. 4262-4272, Jun. 2019.
- 7. G. Zhang, S. Peng, Q. Geng, T. Shi and C. Xia, "Hybrid discontinuous space vector PWM strategy for three-level inverters under two-phase loads condition," IEEE Trans. Power Electron., vol. 37, no. 2, pp. 1711-1721, Feb. 2022.
- 8. P. Montero-Robina, F. Umbría, F. Salas and F. Gordillo, "Integrated control of five-level diode-clamped rectifiers," IEEE Trans. Ind. Electron., vol. 66, no. 9, pp. 6628-6636, Sept. 2019.

- 9. F. Sebaaly, H. Vahedi, H. Y. Kanaan and K. Al-Haddad, "Experimental design of fixed switching frequency model predictive control for sensorless five-level packed U-cell inverter," IEEE Trans. Ind. Electron., vol. 66, no. 5, pp. 3427-3434, May 2019.
- 10. Y. P. Siwakoti, A. Palanisamy, A. Mahajan, S. Liese, T. Long and F. Blaabjerg, "Analysis and design of a novel six-switch five-level active boost neutral point clamped inverter," IEEE Trans. Ind. Electron., vol. 67, no. 12, pp. 10485-10496, Dec. 2020.
- 11. L. He and C. Cheng, "A flying-capacitor-clamped five-level inverter based on bridge modular switched-capacitor topology," IEEE Trans. Ind. Electron., vol. 63, no. 12, pp. 7814-7822, Dec. 2016.
- 12. S. P. Gautam, L. Kumar, S. Gupta and N. Agrawal, "A single-phase five-level inverter topology with switch fault-tolerance capabilities," IEEE Trans. Ind. Electron., vol. 64, no. 3, pp. 2004-2014, Mar. 2017.
- 13. I. M. Alsofyani and K. -B. Lee, "Simple capacitor voltage balancing for three-level NPC inverter using discontinuous PWM method with hysteresis neutral-point error band," IEEE Trans. Power Electron., vol. 36, no. 11, pp. 12490-12503, Nov. 2021.
- 14. Y. Zhang et al., "A SiC and Si hybrid five-level unidirectional rectifier for medium voltage applications," IEEE Trans. Ind. Electron., vol. 69, no. 8, pp. 7537-7548, Aug. 2022.
- 15. W. Chen and A. M. Bazzi, "Model-based voltage quality analysis and optimization in post-fault reconFigured N-level NPC inverter," IEEE Trans. Power Electron., vol. 36, no. 12, pp. 13706-13715, Dec. 2021
- 16. Z. He et al., "A hybrid DPWM for vienna rectifiers based on the three-level to two-level conversion," IEEE Trans. Ind. Electron., vol. 69, no. 9, pp. 9429-9439, Sep. 2022.
- 17. S. Wang, J. Ma, B. Liu, N. Jiao, T. Liu and Y. Wang, "Unified SVPWM algorithm and optimization for single-phase three-level NPC converters," IEEE Trans. Power Electron., vol. 35, no. 7, pp. 7702-7712, Jul. 2020.
- 18. J. Ma, W. Song, S. Wang and X. Feng, "Model predictive direct power control for single phase three-level rectifier at low switching frequency," IEEE Trans. Power Electron., vol. 33, no. 2, pp. 1050-1062, Feb. 2018.
- 19. J. Kim, S. Lee, W. Cha and B. Kwon, "High-efficiency bridgeless three-level power factor correction rectifier," IEEE Trans. Ind. Electron., vol. 64, no. 2, pp. 1130-1136, Feb. 2017.
- 20. Z. Liu, Z. Xia, F. Li, G. Wang and C. Li, "A capacitor voltage precharge method for back-to-back five-level active neutral-point-clamped converter," IEEE Trans. Ind. Electron., vol. 68, no. 10, pp. 9277-9286, Oct. 2021.
- 21. L. Zhang, K. Sun, Y. Xing and J. Zhao, "A family of five-level dual-buck full-bridge inverters for grid-tied applications," IEEE Trans. Power Electron., vol. 31, no. 10, pp. 7029-7042, Oct. 2016.
- 22. C. Rech and W. A. P. Castiblanco, "Five-level switched-capacitor ANPC inverter with output voltage boosting capability," IEEE Trans. Ind. Electron.
- 23. V. Monteiro, J. C. Ferreira, A. A. Nogueiras Meléndez and J. L. Afonso, "Model predictive control applied to an improved five-level bidirectional converter," IEEE Trans. Ind. Electron., vol. 63, no. 9, pp. 5879-5890, Sep. 2016.
- 24. H. Ma, K. Zheng, H. Jiang and H. Yin, "A family of dual-boost bridgeless five-level rectifiers with common-core inductors," IEEE Trans. Power Electron., vol. 36, no. 11, pp. 12565-12578, Nov. 2021.
- 25. H. Vahedi, A. A. Shojaei, A. Chandra and K. Al-Haddad, "Five-level reduced-switch-count boost PFC rectifier with multicarrier PWM," IEEE Trans. Ind. Appl., vol. 52, no. 5, pp. 4201-4207, Sep./Oct. 2016.

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.