

1 *Type of the Paper (Article)*

2 **A Design of Small Area, 0.95 mW, 612–1152 MHz** 3 **Open Loop Injection-Locked Frequency Multiplier** 4 **for IoT Sensor Applications**

5 **SungJin Kim¹, Dong-Gyu Kim¹, Chanho Kim¹, DongSoo Lee¹, YoungGun Pu¹, Sang-Sun Yoo²,**
6 **Minjae Lee³, KeumCheol Hwang¹, Youngoo Yang¹, and Kang-Yoon Lee^{1,*}**

7 ¹ College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea;
8 sun107ksj@skku.edu (S.J.K.); rlarlarbrb@skku.edu (D.-G.K.); muser49@skku.edu (C.K.);
9 blacklds@skku.edu (D.S.L.); hara1015@naver.com (Y.G.P.); khwang@skku.edu (K.C.H.);
10 yang09@skku.edu (Y.Y.)

11 ² Department of Smart Automobile, Pyeongtaek University, Pyeongtaek, South Korea; rapter@kaist.ac.kr

12 ³ School of Information and Communications, Gwangju Institute of Science and Technology, Gwangju
13 61005, Korea; minjae@gist.ac.kr

14 * Correspondence: klee@skku.edu; Tel.: +82-31-299-4954

15

16 **Abstract:** This paper presents a 612–1152 MHz Injection Locked Frequency Multiplier (ILFM). The
17 proposed ILFM is only used for sending an input signal to the receiver in the I/Q mismatch
18 calibration mode. Using the Phase-Locked Loop (PLL) to calibrate the receiver places a burden on
19 this system due to the extra area required and power consumption. Instead of the PLL, to satisfy
20 high frequency, low jitter, and low area, a Ring Oscillator is proposed. The free-running frequency
21 of the ILFM is automatically digitally calibrated to reflect the frequency of the injected signal from
22 the harmonics of the reference clock. To control the frequency of the ILFM, the load current is
23 digitally tuned with 6-bit digital control signal. The proposed ILFM locks to the target frequency
24 using a digitally controlled Frequency Locked Loop (FLL). This chip is fabricated using 1-poly 6-
25 metal 0.18 μm CMOS and achieve the wide tuning range of 612–1152 MHz. The power consumption
26 is 0.95 mW from a supply voltage of 1.8 V. The measured phase noise of the ILFM is -108 dBc/Hz at
27 a 1 MHz offset.

28 **Keywords:** injection locked frequency multiplier; Frequency Locked Loop (FLL); phase noise


29

30 **1. Introduction**

31 Recently, the Internet of Things (IoT) can be applied to many applications such as sensor
32 networks and wearable devices. In these applications, the low power consumption and small die area
33 are required to increase battery life and reduce system cost. Therefore, the ICs for IoT sensors should
34 be designed to meet these requirements. The low-IF receiver architectures have become popular for
35 low-power applications. These offer advantages over Zero-IF architecture in terms of the DC-Offset
36 calibration and flicker noise [1]. In Low-IF architecture, the down-converted complex baseband signal
37 is represented by two real I/Q signals. Analog parameter variations in the local oscillators, mixer and
38 filters result in gain and phase errors between I/Q paths. Due to them, image leaks into the signal
39 band during the down conversion process. Therefore, the low-IF receiver has the same low image
40 rejection ratio (IRR) as shown in Figure 1 [2].

41 Methods for solving image problems by compensating I / Q mismatch are presented in [2]-[6].
42 During the I/Q mismatch calibration phase, the Injection-Locked Frequency Multiplier (ILFM) block
43 generates the same frequency as the RF signal before receiving the RF signal through the antenna, as
44 shown in Figure 1. Since the low-IF receiver structure crosses the I/Q signal in the band pass filter


45 (BPF), the I/Q mismatch of the BPF input becomes dominant. Therefore, it is effective to add I/QMC
 46 (I/Q Mismatch Calibrator) to compensate the mismatch of I/Q signals before BPF. Figure 2 shows a
 47 block diagram of the whole low IF using ILFM and I/QMC.



48

49

Figure 1. AC characteristics of low-IF receiver when IQ mismatch occurs.



50

51

Figure 2. The block diagram of Low IF receiver with ILFM.


52

53 A subharmonic ILFM has been considered as a promising solution to generate a low phase noise
 54 and high-frequency clocks using limited silicon area and power consumption budget. It injects the
 55 reference clock into a Voltage Controlled Oscillator (VCO) and the injection signal realigns the output
 56 phase of the free-running VCO so that the low phase noise performance is acquired [7]. This phase-
 57 realignment mechanism with the reference clock allows the ILFM to have low jitter performance
 58 without a negative feedback system such as a Phase Locked Loop (PLL) or Delay Locked Loop (DLL).
 59 However, although the ILFM have many advantages, there is a critical requirement that the good
 60 phase noise performance can be achieved only when the target frequency of the ILFM is very close
 61 to the free-running frequency of the VCO. Therefore, the good phase noise performance of the ILFM
 62 might not be guaranteed, especially for ring oscillators whose free-running frequency is highly
 63 sensitive to Process, Voltage, and Temperature (PVT) variation. In addition, if the frequency of the
 64 Ring Oscillator is out of the lock range of ILFM due to the PVT variation, ILFM cannot achieve the
 65 injection locking [8]. Therefore, ILFM typically requires an effective PVT calibrator or calibration
 66 methods to mitigate the sensitivity of performance to the PVT variation.

67

68 The structure of the conventional and proposed ILFM, as shown Figure 3 [9]. Figure 3(a) shows
 69 a conventional ILFM structure with single-loop PLL. The PLL is used to calibrate PVT variation of
 70 VCO. However, the structure can't prevent the real-time frequency drift that is occurred by supply
 71 voltage and temperature variations. In addition, the structure has PLL loop path and injection path.
 72 It has timing problem because two paths are operated independently [10]. Figure 3(b) shows a dual-
 73 loop structure with a main oscillator and a replica oscillator [11]-[16]. The structure is proposed to
 74 resolve the timing problem of PLL based ILFM. The structure has two VCOs which are main VCO
 and replica VCO. The replica VCO is not injection lock to prevent the instantaneous frequency drift.

75 The advantage of this method is that it can be calibrated with a frequency offset and PVT variation
 76 of the main VCO in real time using the replica VCO. However, if the mismatch is occurred between
 77 main VCO and replica VCO, the structure can't calibrate PVT variation. Also, the implementation is
 78 difficult because it consists of two loops, and there is a disadvantage in that the die area and power
 79 consumption are doubled compared to a single structure. Figure 3(c) shows the ILFM structure of an
 80 open loop type with Frequency Locked Loop (FLL). Figure 3(c) can reduce the power consumption
 81 by turning off the FLL block after F_{OUT} reaches the target frequency using FLL, and the area is small
 82 because only a simple FLL circuit is used.



83 **Figure 3.** Structure of the ILFM (a) PLL based, (b) Dual-loop PLL based, (c) The proposed open-loop
 84 ILFM structure using FLL.

85 2. Injection Locked Frequency Multiplier (ILFM) With Frequency Tracking

86 Figure 4(a) shows a block diagram of the proposed ILFM. The proposed ILFM is composed of a
 87 Ring Oscillator, an Injection Generator, and FLL. Generally, the clock signal is required for calibration
 88 or other purposes in the transceiver or digital block. If the PLL is used to generate clock signal, and
 89 this places a burden on this system due to the additional area and power consumption. A Ring
 90 Oscillator is proposed instead of the PLL to satisfy the high frequency and low area.

91 The frequency of the Ring Oscillator is generated at close to the target frequency (f_{TARGET}). If the
 92 output frequency of the ILFM (f_{ILFM}) is near the f_{TARGET} , it is precisely locked to f_{TARGET} by the harmonics
 93 of the reference clock frequency (f_{ref}), 36 MHz [7].

$$94 \quad f_{ILFM} = M \times f_{ref} \quad (1)$$

95 where f_{ILFM} is the output frequency of ILFM, and the multiplication factor M can be changed
 96 through the current control of the Delay Cell.

97 Figure 4(b) shows a schematic of the delay cell with an injection switch. The Delay Cell is
 98 composed of four inverters, a 6-bit Current Bank, and injection switches. A Ring Oscillator
 99 is proposed to acquire f_{TARGET} , as shown in Figure 4(a). The current bank is designed to adjust the
 100 frequency using Frequency Calibration Logic. Thus, it is possible to reduce PVT variations and, to
 101 reduce phase noise, the injection switches of M_{injt} , and $M_{inj b}$ are attached to the nodes of V_{on} and V_{op} ,
 102 respectively.

103 Figure 5 shows the Frequency Calibration Logic of ILFM. It is composed of a 12-bit Counter, a
 104 finite-state machine (FSM), a Digital Comparator, a Coarse Tuning Controller, and a Fine Tuning
 105 Controller. Since the ILFM has a locked f_{TARGET} from the Injection Generator, the free running
 106 frequency must be close to the f_{TARGET} . Therefore, the role of the Coarse Tuning Controller is to set the
 107 frequency close to f_{TARGET} , by calibrating the free running frequency of the Ring Oscillator. The role of

108 the fine tuning controller is to lock the ILFM in a f_{TARGET} by controlling the delay (ΔT) of injection
 109 generator. When the frequency calibration logic is started, the 12-bit counter counts the current
 110 frequency of the Ring Oscillator. The counted value $CNT_{ILFM}<11:0>$ is delivered to the digital
 111 comparator.

112 This result, $CNT_{ILFM}<11:0>$, is compared to the reference number, $REF<11:0>$, which is
 113 determined from Eqs. (2) – (3) based on the f_{TARGET} .


$$T_EN_{CNT}(s) = \frac{1}{f_{ref}(Hz)} \times 96 \quad (2)$$

114

$$REF < 11:0 > = T_EN_{CNT}(s) \times f_{TARGET}(Hz) \quad (3)$$


115

116 where T_EN_{CNT} is the value of the interval in which the EN_{CNT} signal is High. f_{ref} is the reference
 117 clock frequency (36 MHz), and f_{TARGET} is the target frequency.



118

Figure 4. (a) Block diagram of proposed ILFM and (b) schematic of Delay Cell with injection switch.




119


120

Figure 5. Block diagram of the Frequency Calibration Logic.

121 Figure 6(a) shows a flow chart of the Frequency Calibration Logic, and Figure 6(b) is a timing
 122 diagram of the FSM in the Frequency Calibration Logic. A 12-bit Counter is used to calculate the
 123 output frequency of the ILFM. It operates in an asynchronous way when a counter enable signal
 124 (EN_{CNT}) is high and is periodically reset by the counter reset signal (RST_{CNT}) generated by the FSM.
 125 The FSM determines the timing of the calibration by generating the decision clock (CLK_{TUNE}) and a
 126 comparison clock (CLK_{COMP}) using the CLK_{REF} signal [17].



(a)



(b)

127
128


129
130

131 **Figure 6. (a)** Flow chart of Frequency Calibration Logic and **(b)** Timing diagram of 1-state of FSM in
132 Frequency Calibration Logic.

133 If the value of $CNT_{ILFM}<11:0>$ is higher than $REF<11:0>$, the DN is generated by the Coarse Tuning
134 Controller and Fine Tuning Controller. On the other hand, if the value of $CNT_{ILFM}<11:0>$ is lower than
135 $REF<11:0>$, UP is generated. The calibration time is minimized by applying the binary search
136 algorithm. Therefore, $I_{CONT}<5:0>$ is determined by the Coarse Tuning Controller after this loop has
137 been operated 6 times. The fine tuning works in the same way as the coarse tuning, and the $D_{CONT}<3:0>$
138 values are determined when fine tuning is in progress. The $D_{CONT}<3:0>$ output determines the
139 injection pulse width of the Injection Generator. The output frequency of the Ring Oscillator is
140 sensitive to a PVT corner variation [7].

141 Figure 7(a) shows the simulation result of the frequency variation of the ILFM that is changed
142 by the PVT variation. When Frequency Calibration Logic is not used, the output frequency of the
143 ILFM changes from 766 MHz to 948 MHz depending on the corner condition.


144 On the other hand, Figure 7(b) shows the simulation result when the proposed Frequency
 145 Calibration Logic is used, and the output frequency of ILFM is exactly calibrated to target frequency
 146 (846 MHz) at all PVT corner conditions.



147

148

(a)



149


150

(b)

151 **Figure 7.** The frequency of ILFM Frequency Calibration (a) before calibration and (b) after calibration.

152 3. Experimental Results

153 Figure 8 shows a chip microphotograph of the ILFM. The proposed design is fabricated in a 0.18
 154 μm CMOS process and the area of the ILFM is 0.54 mm \times 0.12 mm.




155

156

Figure 8. Chip microphotograph of ILFM

157 Figure 9 is the ILFM top transient simulation result. As shown in the flow chart in Figure 8, find
 158 the target frequency while performing the FLL operation. After both the $DONE_{Coarse}$ and $DONE_{Fine}$
 159 signals change to 'H', the CLK_{REF} signal is injected and injection locked to the target frequency.




160

161 **Figure 9.** The top simulation of ILFM


162 Figure 10 shows the measurement results of the free-running frequency of the Ring Oscillator.
 163 The frequency of the Ring Oscillator can be adjusted in units of about 13 MHz and has a frequency
 164 range from 0.58 GHz to 1.41 GHz.

165 Figure 11 shows the measured injection locked full range of ILFM. The measured Injection lock
 166 range is form 612 MHz to 1152 MHz. After the Frequency Calibration operation, the ILFM can lock
 167 to N times the reference clock within the Injection Locked range.



168


169 **Figure 10.** Free-running frequency range of Ring Oscillator.



170

171 **Figure 11.** Injection Locked frequency range of ILFM.

172 Figure 12 shows the measured phase noise of the injection locked in ILFM. When the short pulse
 173 is injected into the Ring Oscillator, the phase noise is -108 dBc/Hz at 1 MHz offset. When the ILFM is
 174 locked by injection, the phase noise is reduced more than the free-running noise. With the effect of
 175 the injection, in-band phase noise is also reduced.
 176



177

178 **Figure 12.** Measurement of injection locked phase noise at center frequency.

179 Table I shows the comparison with published papers ([18]-[20]). The proposed paper is designed
 180 to make an RF signal to the RF frontend before the RF signal is input from the antenna. RF signals for
 181 calibrating I/Q mismatch do not require ultra-low jitter performance. The reference spur is generated
 182 by the ILFM, and it is attenuated by the BaseBand Filter. The performance of the proposed paper with
 183 the highest priority is the silicon area and current consumption. The definition of FOM is defined as
 184 follows:

185

$$FoM = 10 \cdot \log \left(\left(\frac{Jitter_{RMS}}{1s} \right)^2 \cdot \left(\frac{P_{diss}}{1mW} \right) \right) \quad (4)$$

186

187 where $Jitter_{rms}$, 1s, and P_{diss} are the RMS jitter value of ILFM output, 1 second, the power
 188 consumption, respectively [20].

188

Table 1. Performance Comparison of ILFM

	[18]	[19]	[20]	This work
Process (nm)	180 nm	65 nm	65 nm	180 nm
Topology	IL+ Open Loop	IL+ DPPLL	IL+ DPPLL	IL+ FLL
Output Frequency (GHz)	1.88	0.576-0.608	2.5-5.75	0.612-1.152
Reference Frequency (MHz)	80	32	125	36
Phase noise (dBc/Hz @1MHz offset)	-122	-114	-115.9	-108
Jitter _{rms} (ps) (Integ. Range)	N/A	4.23 (100 Hz ~ 40MHz)	0.34 (10 kHz ~ 40MHz)	6.3 (1kHz ~40MHz)
Power consumption (mW)	55	10.5	5.3	0.95
Active area (mm ²)	0.31	0.158	0.158	0.0648
FoM (dB)	N/A	-217	-242.4	-194.2

189 **4. Conclusions**

190 This paper presents a 612-1152 MHz Injection Locked Frequency Multiplier (ILFM). The
191 proposed ILFM is only used for sending an input signal to the receiver in the I/Q mismatch calibration
192 mode. Using the Phase-Locked Loop (PLL) to calibrate the receiver places a burden on this system
193 due to the extra area required and power consumption. Instead of the PLL, to satisfy high frequency,
194 low jitter, and low area, a Ring Oscillator is proposed. The free-running frequency of the ILFM is
195 automatically digitally calibrated to reflect the frequency of the injected signal from the harmonics of
196 the reference clock. To control the frequency of the ILFM, the load current is digitally tuned with 6-
197 bit digital control signal. The proposed ILFM locks to the target frequency using a digitally controlled
198 Frequency Locked Loop (FLL). This chip is fabricated using 1-poly 6-metal 0.18 μm CMOS and
199 achieve the wide tuning range of 612~1152 MHz. The power consumption is 0.95 mW from a supply
200 voltage of 1.8 V. The measured phase noise of the ILFM is -108 dBc/Hz at a 1 MHz offset.

201 **Acknowledgments:** This work was supported by the Technology Innovation Program (10076507) funded By the
202 Ministry of Trade, Industry & Energy(MOTIE, Korea)

203 **Author Contributions:** Kang-Yoon Lee guided and directed the authors for this work. SungJin Kim and Dong-
204 Gyu Kim studied, proposed and designed the overall architecture of Open Loop ILFM with FLL. They wrote the
205 paper. Chanhoo Kim, Dongsoo Lee and Sang-Sun Yoo contributed in making the layout of the proposed
206 architecture. Keum Cheol Hwang guided the antenna and measurments. Young Gun Pu performed the
207 measurements with SungJin Kim, Dong-Gyu Kim and Chanhoo Kim. Youngoo Yang and Minjae Lee designed
208 the related top architecture.

209 **References**

- 210 1. Salamin, Y.; Pan, J.; Wang, Z.; Tang, S.; Wang, J.; Li, C.; Ran, L. Eliminating the Impacts of Flicker Noise
211 and DC Offset in Zero-IF Architecture Pulse Compression Radars. *IEEE Trans. Microw. Theory and Techn.*,
212 vol 62, no. 4, April 2014.
- 213 2. Lerstaveesin, S.; Song, B. A complex image rejection circuit with sign detection only. *IEEE J. Solid-State*
214 *Circuits*, vol 41, no. 12, pp. 2693-2702, Dec. 2006.
- 215 3. Mahattanakul, J. The effect of I/Q imbalance and complex filter component mismatch in low-IF receivers.
216 *IEEE Trans. Circuits Syst. I, Exp. Briefs, Reg. Papers*, vol 53, no 2, pp. 247-253, Feb. 2006.
- 217 4. Kim, S.Y.; Jeong, M.S.; Kim, Y.G.; Kim B.K.; Lee, T.J.; Lee, K.H.; Kim, B.E. A complex band-pass filter for
218 low-IF conversion DAB/T-DMB tuner with I/Q mismatch calibration. in Proc. IEEE ASSCC, 2008, pp. 473-
219 476.
- 220 5. Xu, Y.; Chi, B. Power-scalable, complex bandpass/low-pass filter with I/Q imbalance calibration for a
221 multimode GNSS receiver. *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vo. 59, no. 1, pp. 30-34, Jan. 2012.
- 222 6. Kitsunezuka, M.; Tokairin, T.; Maeda, T.; Fukaishi, M. A low-IF/zero-IF reconfigurable analog baseband IC
223 with an I/Q imbalance cancellation scheme. *IEEE J. Solid-State Circuits*, vol. 46, no. 3, pp. 572-582, Mar. 2011.
- 224 7. Choi, S.; Yoo, S.; Choi, J. A 185fsrms-Integrated-Jitter and -245dB FOM PVT-Robust Ring-VCO-Based
225 Injection-Locked Clock Multiplier with a Continuous Frequency-Tracking Loop Using a Replica-Delay Cell
226 and a Dual-Edge Phase Detector. in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb.
227 2016, pp. 192-193.
- 228 8. Kim, M.; Choi, S.; Seong, T.; Choi, J. A Low-Jitter and Fractional-Resolution Injection-Locked Clock
229 Multiplier Using a DLL-Based Real-Time PVT Calibrator With Replica-Delay Cells. *IEEE J. Solid-State*
230 *Circuits*, vol. 51, no. 2, Feb. 2016.
- 231 9. Bae, W. "Frequency acquisition technique for injection-locked clock generator using asynchronous-
232 sampling frequency detection," in *Electronics Letters*, vol. 53, no. 18, pp. 1240-1242, 8 31 2017.
- 233 10. Coombs, D.; Elkholy, A.; Nandwana, R.K.; Elmallah, A.; Hanumolu, P.K. 8.6 A 2.5-to-5.75GHz 5mW
234 0.3psrms-jitter cascaded ring-based digital injection-locked clock multiplier in 65nm CMOS. in Proc. IEEE
235 Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2017, pp. 90-91
- 236 11. Musa, W.; Deng, T.; Siriburanon, M.; Miyahara, K.; Okada, Matsuzawa, A. A compact, low-power and low-
237 jitter dual-loop injection locked PLL using all-digital PVT calibration. *IEEE J. Solid-State Circuits*, vol. 49, no.
238 1, pp. 50-60, Jan. 2014.
- 239 12. Deng, W.; Yang, D.; Ueno, T.; Siriburanon, T.; Kondo, S.; Okada, K.; Matsuzawa, A. A 0.0066 mm² 780 μW
240 fully synthesizable PLL with a current-output DAC and an interpolative phase-coupled oscillator using

- 241 edge-injection technique. in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2014, pp.
242 266-267.
- 243 13. Deng, W.; Musa, A.; Siriburanon, T.; Miyahara, M.; Okada, K.; Matsuzawa, A. A 0.022 mm² 970 μ W
244 injection-locked PLL with -243 dB FOM using synthesizable all-digital PVT calibration circuits," in IEEE
245 Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2013, pp. 248-249.
- 246 14. Deng, W.; Yang, D.; Ueno, T.; Siriburanon, T.; Kondo, S.; Okada, K.; Matsuzawa, A. A fully synthesizable
247 all-digital PLL with interpolative phase coupled oscillator, current-output DAC, and fine-resolution digital
248 varactor using gated edge injection technique. *IEEE J. Solid-State Circuits*, vol. 50, no. 1, pp. 68-80, Jan. 2015.
- 249 15. Lee, Y.; Kim, M.; Seong, T.; Choi, J. A low phase noise injection locked programmable reference clock
250 multiplier with a two-phase PVT calibrator for $\Sigma\Delta$ PLLs. *IEEE Trans. Circuits Syst. I Reg. Papers*, vol. 62,
251 no. 3, pp. 635-644, Mar. 2015.
- 252 16. Lee, J.; Wang, H. Study of Sub-Harmonically Injection- Locked PLLs," *IEEE J. Solid-State Circuits*, vol. 44,
253 no. 5, pp. 1539-1553, May 2009.
- 254 17. Lee, D.S.; Jang, J.H.; Park, H.G.; Hwang, K.C.; Yang, Y.G.; Seo, M.K.; Lee, K.Y. A Wide-Locking-Range Dual
255 Injection-Locked Frequency Divider with an Automatic Frequency Calibration Loop in 65-nm CMOS. *IEEE*
256 *Trans. Circuits Syst. II, Exp. Briefs*, vol. 62, no. 4, pp. 327-331, Apr. 2015.
- 257 18. Kobayashi, Y.; Amakawa, S.; Ishihara, N.; Masu, K. A low-phase-noise injection-locked differential ring-
258 VCO with half-integral subharmonic locking in 0.18 μ m CMOS," in Proc. IEEE ESSCIRC, 2009., Sep. 2009
259 pp.440-443.
- 260 19. Park, P.; Park, J.; Park, H.; Cho, S. An all-digital clock generator using a fractionally injection-locked
261 oscillator in 65 nm CMOS. in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2012
262 pp.336-337.
- 263 20. Elkholy, A.; Talegaonkar, M.; Anand, T.; Hanumolu, P.K. Design and Analysis of Low-Power High-
264 Frequency Robust Sub-Harmonic Injection-Locked Clock Multipliers. *IEEE J. Solid-State Circuits*, 2015, pp.
265 3160-3174
- 266 21. Liang, C.; Hsiao, K. An Injection-Locked Ring PLL with Self-Aligned Injection Window. in Proc. IEEE Int.
267 Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2011, pp. 90-91
- 268 22. Choi, S.; Yoo, S.; Lim, Y.; Choi, J. A PVT-Robust and Low-Jitter Ring-VCO-Based Injection-Locked Clock
269 Multiplier with a Continuous Frequency-Tracking Loop Using a Replica-Delay Cell and a Dual-Edge Phase
270 Detector. *IEEE J. Solid-State Circuits*, 2016, pp. 1878-1889